Please do not upload this copyright pdf document to any other website. Breach of copyright may result in a criminal conviction.

This Acrobat document was generated by me, Colin Hinson, from a document held by me. I requested permission to publish this from Texas Instruments (twice) but received no reply. It is presented here (for free) and this pdf version of the document is my copyright in much the same way as a photograph would be. If you believe the document to be under other copyright, please contact me.

The document should have been downloaded from my website https://blunham.com/Radar, or any mirror site named on that site. If you downloaded it from elsewhere, please let me know (particularly if you were charged for it). You can contact me via my Genuki email page: https://www.genuki.org.uk/big/eng/YKS/various?recipient=colin

You may not copy the file for onward transmission of the data nor attempt to make monetary gain by the use of these files. If you want someone else to have a copy of the file, point them at the website. (https://blunham.com/Radar). Please do not point them at the file itself as it may move or the site may be updated.

It should be noted that most of the pages are identifiable as having been processed by me.

I put a lot of time into producing these files which is why you are met with this page when you open the file.

In order to generate this file, I need to scan the pages, split the double pages and remove any edge marks such as punch holes, clean up the pages, set the relevant pages to be all the same size and alignment. I then run Omnipage (OCR) to generate the searchable text and then generate the pdf file.

Hopefully after all that, I end up with a presentable file. If you find missing pages, pages in the wrong order, anything else wrong with the file or simply want to make a comment, please drop me a line (see above).

It is my hope that you find the file of use to you personally - I know that I would have liked to have found some of these files years ago - they would have saved me a lot of time !

Colin Hinson
In the village of Blunham, Bedfordshire.

## TEXAS INSTRUMENAS

Improving Man's Effectiveness Through Elétronics.

# Graphics Programming Language 

Programmer's Guide

ORIGINAL ISSUE 1 MAY 1979
REVISED 1 JUNE 1979

## GRAPHICS PROGRAMMING LANGUAGE

## USER'S GUIDE

(C)

TEXAS INSTRUMENTS INCORPORATED 1979
ALL RIGETS RESERVED

Dear User:
The contents of this manual have been reviewed by members of the Personal Computer Division for clarity, correctness and completeness. We feel that the Graphics Programming Language User's Guide will give a true representation of the graphics language capabilities. If you find contradictions to any claims made in this manual, or have any suggestions or corrections, please let us know on the User's Response sheet found in the back of this manual. Send your response to:

Texas Instruments Incorporated
Personal Computer Software Manager
RE: GPL Manual
P.O. Box 10508, M/S 5890

Lubbock, Texas 79408

Thank you.

GRAPHICS PROGRAMMING LANGUAGE

|  |  |  | PAGE |
| :---: | :---: | :---: | :---: |
| Section |  | GRAPHICS PROGRAMMING LANGUAGE | 1-1 |
|  | 1.1 | Overview | 1-1 |
|  | 1.2 | GPL Instruction Synopsis | 1-2 |
|  | 1.3 | GPL Timing | 1-2 |
|  | 1.4 | GPL Assembler | 1-3 |
|  | 1.5 | Software Monitor Reconfiguration | 1-3 |
|  | 1.6 | Applicable Documents | 1-4 |
| Section | 2.0 | SUMMARY OF SYSTEM ORGANIZATION | 2-1 |
|  | 2.1 | VDP Organization | 2-1 |
|  | 2.1 .1 | Patterns | 2-1 |
|  |  | Pattern Name Table | 2-2 |
|  |  | Pattern Generator Sets | 2-2 |
|  |  | Pattern Color Table | 2-2 |
|  | 2.1 .2 | Sprites | 2-3 |
|  |  | Sprite Attribute Block (SAB) | 2-3 |
|  |  | Sprite Descriptor Block (SDB) | 2-6 |
|  |  | Sprite Velocity Block (SVB) | 2-7 |
|  | 2.1 .3 | VDP Text Mode and Multicolor Mode | 2-8 |
|  | 2.2 | System Memory Organization | 2-9 |
| Section | 3.0 | GPL Instructions. | 3-1 |
|  | 3.1 | Addressing Memory | 3-2 |
|  | 3.1 .1 | Immediate Field (IMM) | 3-2 |
|  | 3.1 .2 | Global Source (GS) | 3-4 |
|  | 3.1 .3 | Global Destination (GD) | 3-4 |
|  | 3.1 .4 | Label | 3-5 |
|  | 3.1 .5 | Addressing Modes | 3-5 |
|  | 3.2 | Format Types | 3-8 |
|  | 3.3 | Running GPL Programs | 3-11 |
|  | 3.3 .1 | The Status Block | 3-16 |
|  |  | Maxmem | 3-16 |
|  |  | Data Stack | 3-16 |
|  |  | Subroutine stack | 3-17 |
|  |  | Reyboard | 3-17 |
|  |  | Key | 3-17 |
|  |  | Joystick ${ }^{\text {Y }}$ | 3-17 |
|  |  | Joystick ${ }^{\text {8 }}$ | 3-17 |
|  |  | Random Number |  |
|  |  | Timer | $3-17$ $3-18$ |
|  |  | Motion |  |
|  |  | status | 3-18 |
|  |  | Character Buffer | 3-18 |
|  |  | Y-Pointer | 3-18 |
|  |  | X-Pointer | 3-18 |
|  | 3.4 | The Status Byte | 3-21 |


| Section | 4.0 | INSTRUCTION DESCRIPTIONS | 4-1 |
| :---: | :---: | :---: | :---: |
|  | 4.1 | Compare and Test Instructions | 4-2 |
|  | 4.1 .1 | Text Logical 日igh Bit | 4-2 |
|  | 4.1 .2 | Test Arithmetic Greater Than Bit | 4-3 |
|  | 4.1 .3 | Test Carry Bit | 4-4 |
|  | 4.1 .4 | Test Overflow Bit | 4-5 |
|  | 4.1 .5 | Compare Equal | 4-6 |
|  | 4.1 .6 | Compare High | 4-7 |
|  | 4.1 .7 | Compare Logical Eigh or Equal | 4-8 |
|  | 4.1 .8 | Compare Greater Than | 4-9 |
|  | 4.1 .9 | Compare Greter Than or Equal | 4-10 |
|  | 4.1 .10 | Compare Logical | 4-11 |
|  | 4.1.11 | Compare zero | 4-12 |
|  | 4.2 | Program Control Instructions | 4-13 |
|  | 4.2 .1 | Branch on Set | 4-13 |
|  | 4.2 .2 | Branch on Reset | 4-14 |
|  | 4.2 .3 | Branch | 4-15 |
|  | 4.2 .4 | Case | 4-16 |
|  | 4.2 .5 | Call Subroutine | 4-17 |
|  | 4.2 .6 | Fetch | 4-18 |
|  | 4.2 .7 | Return Erom Subroutine | 4-19 |
|  | 4.2 .8 | Return Erom Subroutine (Save Condition) | 4-20 |
|  | 4.3 | Bit Manipulation Instructions | 4-21 |
|  | 4.3 .1 | Reset Bit | 4-21 |
|  | 4.3 .2 | Set Bit | 4-21 |
|  | 4.3 .3 | Test if Bit Reset | 4-21 |
|  | 4.4 | Arithmetic and Logical Instructions | 4-22 |
|  | 4.4 .1 | Add | 4-23 |
|  | 4.4 .2 | Subtract | 4-24 |
|  | 4.4 .3 | Multiplq | 4-25 |
|  | 4.4.4 | Divide | 4-26 |
|  | 4.4 .5 | Increment by One | 4-27 |
|  | 4.4 .6 | Increment by Two | 4-28 |
|  | 4.4 .7 | Decrement by One | 4-29 |
|  | 4.4 .8 | Decrement by two | 4-30 |
|  | 4.4 .9 | Abosolute Value | 4-31 |
|  | 4.4 .10 | Negate | 4-32 |
|  | 4.4 .11 | Invert | 4-33 |
|  | 4.4 .12 | Logical AND | 4-34 |
| - | 4.4 .13 | Logical OR | 4-35 |
|  | 4.4 .14 | Exclusive OR | 4-36 |
|  | 4.4 .15 | Clear Location | 4-37 |
|  | 4.4 .16 | Store | 4-38 |
|  | 4.4 .17 | Exchange | 4-39 |
|  | 4.4 .18 | Push Onto Data Stack | 4-40 |
|  | 4.4 .19 | Pop Off of Data Stack | 4-41 |
|  | 4.4 .20 | Block Move | 4-42 |
|  | 4.4 .21 | Shift Left Logical | 4-43 |
|  | 4.4 .22 | Shift Right Arithmetic | 4-44 |
|  | 4.4 .23 | Shift Right Logical | 4-45 |
|  | 4.4.24 | Shift Right Circular | 4-46 |



## TABLE OF CONTENTS

Page 4


| Appendix J | LIST OF INSTRUCTIONS <br> Alphabetic <br> Instruction Map | $\begin{aligned} & J-1 \\ & J-1 \\ & J-4 \end{aligned}$ |
| :---: | :---: | :---: |
| Appendix R | FLOATING POINT OPERATIONS | K-1 |
|  | CNS - Convert Number to string | K-2 |
|  | INT - Greatest Integer Function | R-3 |
|  | PWR - Involution Routine | K-4 |
|  | SQR - Square Root Routine | K-5 |
|  | EXP - Exponential Routine | K-5 |
|  | LOG - Natural Logarithm Routine | R-6 |
|  | COS - Cosine Routine | K-7 |
|  | SIN - Sine Routine | K-7 |
|  | TAN - Tangent Routine | K-8 |
|  | ATN - Arctangent Routine | K-8 |
|  | CSN - Convert String to Number | K-9 |
|  | CFI - Convert Floating Point to Integer | K-10 |
|  | FADD - Floating Point Addition | K-10 |
|  | FSUB - Floating Point Subtraction | K-11 |
|  | FMUL - Floating Point Multiplication | K-11 |
|  | FDIV - Floating Point Divide | K-12 |
|  | FCOMP - Floating Point Compare | R-12 |
|  | SADD - Value Stack Addition | K-13 |
|  | SSUB - Value Stack Subtraction | K-13 |
|  | SMUL - Value stack Multiplication | R-14 |
|  | SDIV - Value Stack Division | K-14 |
|  | SCOMP - Value stack Compare | K-15 |
|  | RADIX 100 - Internal Format | K-15 |
| Appendix L | 9900 ASSEMBLY LANGUAGE | L-1 |
| Appendix M | PROGRAMMING CONVENTIONS \& CHARTS | M-1 |
|  | Function Keys | M-1 |
|  | Direction Arrows | M-4 |

Alphabetical Index

## LIST OF FIGURES AND TABLES

| Figure/Table | Description | Page |
| :---: | :---: | :---: |
| 2.1 | Color Nybble Assignments | 2-4 |
| 2.1.A | Best Color Combinations | 2-5 |
| 2.2 | CPU RAM Memory Map 2-10 | 2-10,2-11 |
| 2.3 | VDP RAM Memory Map | 2-12 |
| 3.1 | Syntax for GS, GD | 3-7 |
| 3.2 | Formats of Instructions 3-9 | 3-9,3-10 |
| 3.3 | Default Character Set | 3-12 |
| 3.4 | VDP Registers | 3-14 |
| 3.4.A | Command Register Values | 3-15 |
| 3.5 | Status Block | 3-20 |
| 4.5 .1 | xML Table | 4-56 |
| A. 1 | Macro Expansions A-8 | A-8, A-9, A-10 |
| D. 1 | Console Reyboard | D-4 |
| D.1.A | Console Reyboard Hex-Code Assignments | ents D-5 |
| D. 2 | Handheld Unit Keyboard | D-6 |
| D. $2 . A$ | Console Reyboard Mapped as |  |
|  | Two Handheld Units | D-7 |
| D. 3 | Joystick Codes | D-8 |
| E. 1 | Coincidence Testing | E-6 |
| E. 2 | Coincidence Bit Table | E-6 |
| E. 3 | Manually Constructing a Bit Table | E-7 |
| E. 4 | Magnification Zero Table | E-8 |
| G. 1 | Multicolor Mode Screen Format | G-5 |


| H.1 | GROM Header | $\mathrm{H}-2$ |
| :--- | :--- | ---: |
| H. 2 | Program Header | $\mathrm{H}-2$ |
| I.1 | PAB Layout | $\mathrm{I}-5$ |
| I. 2 | I/O Opcodes | $\mathrm{I}-6$ |
| J. 2 | Instruction Map | $\mathrm{J}-4$ |
| M.1 | Console Function Overlay | $\mathrm{M}-5$ |

The system software resident in the product consists of a monitor and a GPL (Graphics Programing Language) processor. It is the function of the monitor to insure that every time the system is turned on, a new cartridge is inserted, or an existing program terminates, that all memory and peripheral devices are initialized. The GPL processor is an interpreter optimized to execute GPL programs directly out of GROM. The GPL processor software is coded in TMS 9900 assembly language.

### 1.1 OVERVIEW

GPL is a programming language specially developed by Texas Instruments to provide the best possible tradeoff of code compaction, execution speed, and ease of program development for the target computer system. The GPL instruction set facilitates development of programs which make use of the unique features of the system chip set. It is byte oriented, and instructions typically have one or two operands. The addressing scheme is such that most instructions can access either standard microprocessor RAM, GROM, or the video scratchpad RAM address space easily.
byte values. The addressing modes are: immediate, direct, indirect, indexed, indexed indirect (with pre-indexing), and 'top of stack'. Source operands and destination addresses can be in the CPU, video RAM, or in GROM. Support for two stacks is available; a data stack and a subroutine return address stack (allowing arbitrary nesting of subroutines).
1.2 GPL INSTRUCTION SYNOPSIS

GPL has the following types of instructions:

| *DATA TRANSFER | -single or double byte transfers; <br> -block to block transfers <br> -formatted block transfers |
| :---: | :---: |
| *ARITHMETIC | -add, subtract, multiply, divide, negate, absolute value |
| *LOGICAL | -and, or ,exclusive or, shifting |
| *CONDITION TESTS | -arithmetic and logical tests |
| *BRANCHING | -unconditional and conditional |
| *BIT MANIPULATION | -set, reset, and test |
| *SUBROUTINING | -call, return, parameter fetching |
| *Stack operations | -push and pop |
| *MISCELLANEOUS | -random number generation, key- |
|  | board scan, coincidence detection |
|  | pattern movement, sound control, |
|  | TMS 9900 subroutine linking, I/O |

### 1.3 GPL TIMING

The GPL interpreter contains an interrupt driven service routine which is tied to the video scan. Video symbols may be moved about the screen automatically; also sounds may be generated from a sequence table.

These are of the "set it and forget it" type of instructions which free up the control program to do concurrent decision and computational operations. The interrupt also controls a software real time clock.

Each system will have a clock byte reserved in the console ROM at location $>000 C$ to indicate the clock rate for that system. Peripherals may read this byte to adjust their timing interface to the CPU's clock combinations in different consoles. The high nybble contains the integer frequency in megahertz and the low nybble, the fractional Erequency.

### 1.4 GPL ASSEMBLER

The assembler for GPL (GPLASM) is written in a mixture of FORTRAN and assembly language and is currently available for installation on $990 / 10$ DS minicomputers. The assembler provides standard features such as creation of a list file, cross reference tables, and error flagging. A set of macros is included to help structure GPL programs; these include statements such as: REPEAT ... UNTIL and IF ... THEN ... ELSE. The output of the assembler is a 990 object module.

### 1.5 SOFTWARE MONITOR RECONFIGURATION

The monitor code is executed whenever a system restart is required. The system parameters and control values are initialized to default values. A default character set is loaded into the video pattern generator, making it immediately available to GPI programs. This pattern set consists of 64 ASCII characters, including the upper-case alphabet, digits, arithmetic symbols, and punctuation symbols.

The monitor is also responsible for determining the existing system configuration. The power-up monitor must poll
add-on $1 / 0$ peripherals and the 'SOLID STATE SOFTWARE CARTRIDGE' to determine which program to execute.

The Home Computer system has been designed to be flexible and expandable. Each plug-in ROM or GROM may contain power-up procedures. These power-up procedures will all be executed allowing for expansion of the power-up routines. A power-up routine may also be replaced by another.

### 1.6 APPLICABLE DOCUMENTS

System Monitor Specification
TMS 9918 Video Display Processor Specification
TMS 9919 Sound Generation Controller
TMS 9900 Microprocessor Specification
File Management Specification
Home Computer System Memory, CRU, and Interrupt Mapping Specification

The system, as supported by the interpreter, consists of a 9900 microprocessor with the following peripheral devices tied to it:

- a Sound Generation Controller Chip
- a Video Display Processor Chip
- one or more GROM devices
- at least one type of keypad entry device

The Sound chip interface is discussed in Appendix $C$.
The GROM is described in System Memory Organization below. The following is a quick sumary of the VDP organization. For more detailed information on any of the system hardware, refer to the appropriate document.

### 2.1 VDP ORGANIZATION

The VDP RAM contents determine what will appear on the screen. They contain several sub-blocks, each of which is described below. The base address of each sub-block is determined by the contents of the VDP control registers. Table 3.4 (page 3-14) shows the interpretation of the VDP control registers. Also shown are the most commoniy used values for these registers. These values keep all the sub-blocks within the first 4 K bytes of $\operatorname{VDP}$ RAM, and insure that none of the sub-blocks overlap each other.

### 2.1.1 PATTERNS

The active area of the screen is divided into a grid of 192 (vertical) by 256 (horizontal) pixels. These are clustered into 2-1
$8 \times 8$ pixel groups called patterns. Thus there are $24 \times 32$ pattern positions on the screen in the normal mode.

There are three sub-blocks of VDP RAM associated with displaying patterns on the screen:

- Pattern Name Table (768 bytes)- Each byte corresponds to a pattern position on the screen, and its value is the pattern number ( 0 thru 255) displayed at that location.
- Pattern Generator Sets ( 8 * $256=2048$ bytes)- Each block of 8 bytes in the pattern Generator set defines a pattern ( $8 \times 8$ pixels); the first 8 bytes correspond to pattern number 0 (as called out in the pattern Name Table), the last 8 to pattern number 255 . Note that a pattern is not displayed on the screen until an entry in the Pattern Name Table calls for it. Also, a pattern can be displayed in multiple positions on the screen by setting several entries in the Pattern Name Table to the same pattern number.
- Pattern Color Table (32 bytes)- Each byte of the Color Table contains in its left nybble a foreground color (l's in the pattern) and in its right nybble a background color ( $0^{\prime}$ s in the pattern). The first byte describes colors for pattern numbers 0 thru 7, the next for numbers 8 thru 15, etc. See table 2.1 (page 2-4) for color nybble assignments. Table 2.l.A(page 2-5) contains some of the best foreground/background combinations.


### 2.1.2. SPRITES

Sprites are objects that exist essentially in planes in front of the pattern plane. These objects can be moved on a pixel-by-pixel basis, providing for excellent animation capability. Up to 32 Sprites may be on the screen at any time; however, no more than 4 on a given horizontal pixel line are allowed (subsequent sprites on that line will not be displayed). Three sub-blocks of VDP RAM define the sprites:

- Sprite Attribute Block (SAB) (4*32 = 128 bytes)-Each 4-byte entry in this block describes the position and color of each Sprite:
byte 1 - $y$-position of sprite $(0$ is top of screen-- $>$ FF in $S A L-m u s t$ subtract 1 from desired starting position of sprite);
byte 2-x-position of Sprite ( 0 is left edge of screen);
byte 3-pointer to Sprite Descriptor Block entry;
byte 4- early clock and color nybble. The pointers to sprite Descriptor Block entries, when the recommended base addresses are chosen, range from $>80$ to $>F F$ if no sprite motion is used and from $>80$ to $>\mathbf{E F}$ if $\operatorname{sprite}$ motion is used (each pointer points to a succeeding 8-byte block in the sprite Descriptor Block). When size 1 sprites (32-byte) are chosen, the pointer value must be an even multiple of 4 (i.e. $>80,>84,>88$, etc.) and point to a $32-b y t e$ block in the sprite Descriptor Block.

TABLE 2.1

COLOR NYBBLE ASSIGNMENTS

| NYBBLE VALUE $(>)$ | COLOR |
| :---: | :--- |
| 0 | Transparent |
| 1 | Black |
| 2 | Green 2 |
| 3 | Green 1 |
| 4 | Blue 2 |
| 5 | Blue 1 |
| 6 | Red 3 |
| 7 | Cyan |
| 8 | Red 2 |
| 9 | Red 1 |
| A | Yellow 2 |
| B | Yellow |
| C | Green 3 |
| D | Magenta |
| E | Gray |
| F | White |

When there is more than one shade of the same color, the lowest numbered color is the lightest and the highest numbered color is the darkest (e.g., Green 1 is the lightest, Green 2 is medium, and Green 3 is darkest.)

TABLE 2.1.A

## BEST

Black on Light Green
Black on Light Blue
Black on Dark Red
Black on Cyan
Black on Light Red
Light Green on Medium Red
Light Green on Dark Red
Light Blue on White
Light Yellow on Magenta
White on Cyan
White on Light Red
White on Gray
SECOND BEST
Medium Red on Dark Red
Light Red on Medium Red
Dark Yellow on Medium Green
Light Yellow on Light Green
Light Yellow on Dark Blue Light Yellow on Medium Red
Gray on Medium Green
Gray on Medium Red
Gray on Magenta
White on Black
White on Medium Red
White on Magenta
Dark Red on White

## THIRD BEST

Light Green on Light Blue Dark Blue on Black Light Red on Black Light Red on Dark Green
Dark Yellow on Black
Light Green on Black
Light Yellow on Black
Gray on Light Blue
White on Light Green
White on Light Blue
White on Dark Red
White on Dark Green

## FOURTH BEST

Medium Green on Black
Medium Green on Dark Green
Light Green on Dark Blue
Light Green on Dark Green
Light Blue on Black
Light Blue on Dark Blue
Dark Red on Black
Cyan on Black
Cyan on Dark Blue
Cyan on Dark Green
Medium Red on Black
Light Red on Dark Red
Light Red on Magenta
Dark Yellow on Dark Green Light Yellow on Dark Green Light Yellow on Dark Red Light Yellow on Medium Green Dark Green on Black
Magenta on Black
Magenta on Dark Blue
Gray on Black
Gray on Dark Blue
Gray on Dark Red
Gray on Dark Green
White on Medium Green
White on Dark Blue

The MSB of byte 4 is set if you want the sprite to come in or go off smoothly on the left side of the screen. If this bit is not set, the sprite will come in or go off smoothly on the right side of the screen. The right nybble of this byte is the color nybble. $A>D 0$ in the first byte of a 4-byte block in the sprite Attribute Block will tell the system to disregard all following data in the sprite Attribute Block. The $>D 0$ indicates to the system that the preceding 4 -byte block is the last sprite to be displayed on the screen.

- Sprite Descriptor Block (SDB) ( $32 * 32=1024$ bytes if no sprite motion is used; $32 * 28=896$ bytes if sprite motion is used since the Sprite Velocity Block begins at $>780$ ). The $S D B$ is similar to the Pattern Generator Set area, each block of 8 bytes describes an 8 x 8 pixeled sprite; alternately, each block of 32 bytes may describe a 16 x 16 pixel Sprite (when the size bit is set to a in the VDP Command Register 1 ). When the size bit is set and 4 characters ( 32 bytes) are used to make the sprite, the first 8 bytes are the upper left character, the next 8 bytes are the lower left character, the next 8 bytes are the upper right character and the last 8 bytes are the lower right character. For example, if the bytes in a 32-byte Sprite Descriptor Block area are numbered 0 through

31, this is how the characters would be displayed in a sprite:

| bytes $0-7$ | bytes $16-23$ |
| :--- | :--- |
| bytes $8-15$ | bytes 24-31 |

When the magnification bit in the VDP Command Register (1) is set, all sprites double their size, but keep the same pixel dimensions (8x8 or $16 x 16$ ). Each pixel doubles its size. This expansion of size is to the right and down. Therefore, an unmagnified sprite on the screen will keep the same upper left corner position when the magnification bit is set.

- Sprite Velocity Block (SVB) (4*32 = 128 bytes)-Each 4-byte entry in this block assigns motion to the corresponding 4-byte entry in the sprite Attribute Block: byte l-y-velocity of sprite (positive number means down, negative number means up)
byte 2-x-velocity of sprite (positive number means right, negative number means left)

$$
\begin{aligned}
& \text { bytes } 3 \text { and 4- reserved for system use } \\
& \text { (must be initialized to zero). }
\end{aligned}
$$

A velocity can range from 0 to $>7 F$ in the positive direction and from $>\mathrm{FF}$ to $>80$ in the negative direction. See Appendix $B$ for more information on Automatic Sprite Motion.

### 2.1.3 VDP TEXT MODE AND MULTICOLOR MODE

The VDP Text Mode and Multicolor Mode as described in the VDP specification are supported to the extent described in Appendix G. The programmer may use Text, Multicolor and normal mode in the same program if he chooses. The programmer should be aware, however, that a new mapping of VDP RAM into a screen image is created for each mode.

### 2.2 SYSTEM MEMORY ORGANIZATION

There are three segments of memory associated with the basic system:

- CPU RAM: 256 bytes of high speeed Read/write random access memory (Figure 2.2, page 2-10, 2-11). Tó access CPU RAM in Asssembly Language, a bias of $>8300$ is added to the address.
- VDP RAM: $4 K, 8 K$ or $16 K$ of Read/Write random access memory (Figure 2.3, page 2-12); as discussed earlier, this memory is segmented into subblocks whose data map into a screen image; whatever memory is left over is available for GPL programing use.
- GROM: Increments of 6 R bytes located at 8 K -byte boundaries; this is special, medium speed, ROM; it typically contains GPL programs and data.

Certain areas of the three segments are dedicated for special use by the VDP hardware or the interpreter software. See Figure 2.2 (page 2-10, 2-11) for CPU RAM segments dedicated to the interpreter. See Figure 2.3 (page 2-12) for VDP RAM dedicated for use by the VDP chip (note the base addresses of the sub-blocks assume that the recommended values are loaded in the VDP Registers). Also shown in Figure 2.3 (page 2-12) is a sub-block that is used by the Interpreter softwarefor auto-motion of sprites. If auto-motion is not to be used in a GPL program, this memory space is freed up for other use. See Appendix $B$ for details on Auto-Sprite motion. GROMs have a format protocol which they must adhere to in order to maintain system compatibility. See the system Monitor Specification for details.

FIGURE 2.2
DECIMAL HEX CPU RAM MEMOFY MAP


FIGURE 2.2 (Cont.)

INIERRUPT WORKSPACE
$>\mathrm{CO}$ : Random Seed
>C2-C9: Remote handset debounce
>CA: Console Keyboard debounce
$>\infty$ : Sound list pointer
$>C E$ : Number of sound bytes
$>D 0$ : Search pointers for
$>$ D2: GROM and ROM searches
>D4: One byte - stores last VDP (1)
$>$ D6: Screen timeout counter
$>$ D8: Save return address for scan routine
>DA: Save player number in scan routine
R13..R15: Return linkage for interrupts

FIGURE 2.3
VDP RAM MEMORY MAP *


The Graphics Programming Language is similar to an Assembly Language in many respects. Commands are followed by operands which specify addresses and immediate values. The completed program is run through an assembler which generates, for each instruction, the opcode followed by an encoding of the operands. Many instructions can operate on single or double byte values. In the instruction descriptions of section 4 , this is indicated by a " $D$ " prefix on the mnemonic; for example, the single-byte to single-byte "add" instruction is an ADD, while the double-to-double-byte add is a DADD.

The extent of graphics support is through the following:

- Almost all instructions can modify locations in VDP RAM easily; this can cause a change in the screen image;
- Locations in the Pattern Name Table can be addressed by specifying an $X$ pointer and a $Y$ pointer;
- Special instructions allow the reading and writing of large blocks of VDP RAM quickly;
- Automatic motion of Sprites can be initiated; after enabling auto-motion with a GPL instruction, motion of sprites is automatically controlled until stopped by another GPL command.

GPL instructions fall into several classes:

- Data Transfer
- Arithmetic
- Logical
- Condition Tests
- Branching
- Bit Manipulation
- Subroutining
- Stack Operations
- Miscellaneous


### 3.1 ADDRESSING MEMORY

The addressing modes of most instructions allow operands to reside anywhere in VDP RAM or CPU RAM. This is called nglobal Addressing". Each address above CPU location $>7 F$ requires two bytes to specify its address.

The next section is a description of all GPL instructions. The mnemonics used for specifying the operand types required for a given instruction are always of the following types: GS (Global Source), GD (Global Destination), IMM (immediate value), LABEL (GPL label). These are each described more fully below.

- 3.1.1.IMM

An immediate field can be a numeric constant in decimal, hexadecimal or binary format. Depending upon the context, values can be single or double byte values. In DATA statements double-byte values must be preceded by a pound sign (\#). The \# sign is optional for double-byte values in branches, move statements, and double instructions.

A symbol can be used in an IMM field if it is equated to an immediate value using the assembler EQU directive
(commonly used locations in CPU RAM and VDP RAM are often assigned symbolic equates to improve program clarity). If it is a label in the GPL program, it is a double-byte value unless used in a single byte operation. In this case the least significant byte is used.

To.illustrate the possibilities:

| FIVE EQU 5 | (now the symbol FIVE can be used |
| :--- | :--- |
|  | wherever IMM is called for;) |
| 51 | ..decimal 51; |
| $>33$ or 033 | ...hexadecimal 33; |
| $\& 110011$ | ..binary $110011 ;$ |

\#LOOP ..(if LOOP is a label in the GPL program) The ASCII equivalent of characters can also be used for IMM fields. The character(s) should be enclosed between colons; e.g.
: A: $\quad$ is equivalent to $>41$
:2A: is equivalent to $>3241$
The FMT instruction, to be discussed later, as well as the assembler directive DATA (in Appendix A) can use IMM fields of arbitrary length (e.g., :ABCDl234:). Instructions that require double-byte IMM operands begin with a "D" (e.g., DADD = Double Add) as opposed to instructions that do not (e.g., $A D D=A d d)$. The instructions $D$ or DIV, DEC, and DECT require single-byte IMM operands; while $D D$ or $D D I V, D D E C$, and $D D E C T$ require double-byte $I M M$ operands.

## - 3.1.2 GS (GLOBAL SOURCE)

Unless otherwise specified for a given instruction, a Global Source operand can be an immediate value (i.e. anything that fulfills requirements for $I M M$, or an address with any combination of the following features in effect:

1) Select CPU RAM or VDP RAM (select ROM in a MOVE statement only);
2) Select direct or indirect addressing;
3) Select indexing or not.

There are two special mnemonics that can be used wherever GS is called Eor: POP and TOP. POP pops the top value off the data stack and uses this data as an operand. TOP uses the data pointed to by the data stack pointer, but it does not actually pop the data off the stack. POP and TOP should not be used in double-byte instructions. An example of the use of POP and TOP is: ADD POP,TOP

This instruction is equivalent to the sequence:
ST *DATSTK, ©TEMP
DEC QDATSTK
ADD @TEMP,*DATSTK
The next section discusses the Data stack more fully.

## - 3.1.3 GD (GLOBAL DESTINATION)

Global Destination is exactly the same as Global Source except that immediate values are not allowed.

A LABEL field refers to a symbol which has been used in front of a:GPL instruction, or a symbol that has been equated (using EQU) to an IMM. A LABEL always generates a 2-byte immediate value (16 bits). LABEL fields are called for in Branch instructions and Subroutine call instructions. A long branch (B) insturction, a CALL subroutine instruction, and a GS or GD of ROM (\#LABEL) in a MOVE statement may use labels contained anywhere in the program, but short branch instructions (BR, BS, OI \$IF-GOTO) must use labels contained in the same 6R GROM segment as the instruction. A special LABEL, " $\$^{n}$, is used to represent the current location; (e.g. "B $\$$ " will cause the GPL program to loop forever).

LABELs can have, in addition to the symbol, an expression of the form (symbol)+IMM or (symbol)-IMM; for example,

BR \#LABI + 3
or:
BR LAB3-1
3.1.5 ADDRESSING MODES

Table 3.1 (page 3-7) shows the formats for the various mode combinations with an example. IMM specifies a numeric constant. If an "at sign" (@) precedes an IMM value, it specifies the contents stored at location IMM in CPU RAM.

If a star (*) precedes an IMM value, it specifies indirect addressing through location IMM in CPU RAM. For example,

| A | EQU | $>02$ |
| :--- | :--- | :--- |
| B | EQU | $>04$ |
|  | ST | $>60, @_{\mathrm{A}}$ |
|  | ST | *A, $^{\text {AB }}$ |

will take the data stored in CPU location $>60$ and store it in CPU location $>04$.

A double byte value in CPU RAM can be used as an index to a specified location. For example,

| A | EQU | $>02$ |
| :--- | :--- | :--- |
| B | EQU | $>04$ |
| INDEX | EQU | $>06$ |
|  | DST | $>000 \mathrm{~A}$, @INDEX |
|  | ST | @A(INDEX), @B |

will store the contents of CPU location $>0 C$ in CPU $>04$.
You would obtain the same results with:
ST @A $(>0.6), ~ @ B$
Notice that indexing takes the IMM value in the parentheses and adds the double-byte value stored in location IMM in CPU RAM to the location. You do not use the $@$ sign when indexing. In the case of VDP RAM indexing, the inner parentheses contain the index value.

TABLE 3.1 SYNTAX FOR GS, GD

| SYNTAX | MEANING | EXAMPLE |
| :---: | :---: | :---: |
|  | IMMEDIATEI <br> CONIENIS OF CPU RAM <br> INDIRECT TO \& THRU CPU RAM <br> (IMM MAY BE 0-6R BUT INDIRECTS TO 0-255) <br> INDEXED BY A DOUBLE-BYTE VALUE <br> (BOTH IMM'S IN (0-255)) <br> INDEXED INDIRECT2 <br> (INDEX MUST EE 0-255) | \#IABl, 21 @LOC, 930 <br> *LOC <br> ©LOCl (LOC2) <br> *L(LOC) |
|  | ```VDP RAM DIRECT VDP RAM INDIRECT 4 (THRN THE CPO RAM; IMM IN (0-255)) VDP RAM INDEXED BY CPU RAM (IMM2 IN ( \(0-255\) ) ) VDP RAM INDIRECT INDEXED \({ }^{2,4}\) (IMM2 IN (0-255)) VDP RAM'S PATIERN NAME TABLE3 VDP RAM'S PATIERN GENERATOR \({ }^{3}\) VDP RAM'S PAITIERN COLOR TABLE3 VDP RAM'S SPRITE ATITRIBUIE LIST3 VDP RAM'S SPRITE DESCRIPTOR BLOCK3 VDP RAM'S SPRITE VETOCITY TABLE \({ }^{3}\) VDP REGISTER``` | RAM (LOCl) <br> RAM ( @LOC) <br> RAM (IOC(IOC2)) <br> RAM ( $\operatorname{[LOC}(L O C 2))$ |

1 GS CNLY
2 PRE-INDEXING
3 ASSUMES RECOMENDED BASE ADDRESS VAIUES ARE USED, SES FIGURE 3.4 AND APPENDIX A, "BASE" DIRECTIVE
4
THE INDIRECT ADDRESS IS IN CPU

In the next section you will see that instructions get assembled into several different variations of formats. Each instruction has a "format type" number. Table 3.2 (page 3-9) shows all the possible formats, listed by format type. Also shown is the op-code range for each of the format types. The $X$ 's in the formats represent bits that may be turned on or off according to the opcode for the instruction. Each letter in the format other than $X$ is described on page 3-10 along with the five forms of $G S$ and $G D$.


## TABLE 3.2

(Cont.)
$D=\square \begin{aligned} & 0=\text { SINGLE BYTE OPERATIOAN } \\ & 1=\text { DOUBLE BYTE OPERATION }\end{aligned}$
$S=\square \begin{aligned} & 0=G S \text { IS NOT IMMEDIATE } \\ & 1=G S \text { IS IMMEDIATE (I O }\end{aligned}$
001 RVCIN

$$
\begin{aligned}
& R=\square \begin{array}{l}
0=G D \text { is RCM } \\
1=G D \text { is not ROM }
\end{array} \\
& V=\square \begin{array}{l}
0=G D \text { is not a VDP register } \\
1=G D \text { is a VDP register }
\end{array} \\
& c=\square \begin{array}{l}
0=G S \text { is not RAM } \\
1=G S \text { is RAM }
\end{array} \\
& I=\square 0=G S \text { is not ROM addressed by CPU } \\
& 1=G S \text { is RaM indexed or addressed by a variable in CPU RAM } \\
& N=\square \begin{array}{l}
0=\text { Number of bytes moved is not inmediate value } \\
1=\text { Number of bytes moved is immediate value }
\end{array}
\end{aligned}
$$

GS, GD HAVE 5 FORMS:


LIKE II WITH EXTENDED RANGE 0-65K

V 11 VI 1111
LIKE ABOVE III EXTENDED ADDRESS AND INDEXED

### 3.3 RUNNING GPL PROGRAMS

The system Monitor performs the startup of a GPL program. See the Monitor Specification for details on power-up and restart sequences. It will suffice here to know the state of all RAM and Register locations upon beginning program execution.

- An $>60$ is written to the VDP Command Register, which makes the Start bit a 0 ; this turns the $T V$ screen to the background color.
- A default character set has been loaded into Pattern Generator Sets 4 thru ll, corresponding to ASCII symbols >20 thru >5F; see Table 3.3. The Pattern Color Table is initialized and all other locations are zero.
- Several locations in the "Status Block" in the CPU RAM have been initialized to pre-defined values; these locations are explained in Appendix $H$ under System Initialization.

The programmer has the responsibility of initializing the values of the VDP Registers if default values are not to be used. The values in Table 3.4 are the default values. For a system without RAM expansion, these VDP block bases are suggested.

VDP(0) is a read-only register which is read in the VDP status byte in CPU RAM $>7 B$. The $M S B$ is a frame interrupt bit. Bit 6 is the fifth sprite bit and is set any time there are five sprites on a line. Bit 5 is a sprite coincidence flag and is set any time there is sprite coincidence. The last five bits are used for the number of the fifth sprite on a line.

TABCE 3.3

## DEFAULT CHARACIER SET

| $>20$ | BLANK | $>30$ | 0 | $>40$ | a | $>50$ | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ! |  | 1 |  | A |  | G |
|  | n |  | 2 |  | B |  | R |
|  | \# |  | 3 |  | C |  | S |
| $>24$ | \$ | $>34$ | 4 | $>44$ | D | $>54$ | T |
|  | 8 |  | 5 |  | E |  | U |
|  | \& |  | 6 |  | F |  | V |
|  | 1 |  | 7 |  | G |  | W |
| $>28$ | $($ | $>38$ | 8 | $>48$ | H | $>58$ | X |
|  | ) |  | 9 |  | I |  | $\Psi$ |
|  | * |  | : |  | J |  | 2 |
|  | + |  | ; |  | R |  | [ |
| $>2 \mathrm{C}$ | , | $>3 C$ | $<$ | $>4 C$ | L | $>5 C$ | 1 |
|  | - |  | $=$ |  | M |  | ] |
|  | - |  | > |  | N |  | $\wedge$ |
|  | / |  | ? |  | 0 |  | - |

VDP(1) is the command register. Bit 7 is set if there is a 16 K chip in the system. This bit should always be reset by the programer. The interpreter will set the bit if there is 16 R . Bit 6 turns the screen on when set. Bit 5 is the interrupt enable bit. The Bit 4 tells the VDP to use text mode when it is set and Bit 3 tells the VDP multicolor mode when it is set. Bits 3 and 4 may not be set at the same time. Bits 1 and 0 tell the system double-size and magnified sprites, respectively, when set. Bit 2 must always be reset.

The value in VDP(2) can range from 0 to 15. The Pattern Name Table will begin at location $\operatorname{VDP}(2) * 256$.

The value is $\operatorname{VDP}(3)$ can range from 0 to>FF. The Pattern Color Table will begin at location $\operatorname{VDP}(3) * 64$.

The value in VDP(4) can range from 0 - 7. The Pattern Generator Table will begin at location $\operatorname{VDP}(4) *>800$.

The value in $\operatorname{VDP}(5)$ can range from $0->7 F$. The Sprite Attribute List will begin at location VDP(5) * 128.

The value of $V D P(6)$ can range from 0 - 7. The Sprite Descriptor Block will begin at location (VDP(6) * >800) $+>400$.

The value of $V D P(7)$ contains the only way of giving Eoreground and background colors to Text mode. The most significant nybble is the foreground color, and the least significant nybble is the background color and also the border color in any mode.

The value of $\operatorname{VDP}(1)$ will probably be the register most often changed in a program. Table 3.4.A (page 3-15) lists some of the most common values used in this command register and what they represent.


TABLE 3.4.A.

## COMMAND REGISTER VALUES

| VALUE | MEANING |
| :---: | :---: |
| > 61 | 4K memory, screen on, interrupt on, single-sized magnified sprites. |
| $>62$ | 4 K memory, screen on, interrupt on, double-sized unmagnified sprites |
| $>63$ | 4K memory, screen on, interrupt on, double-sized magnified sprites. |
| $>20$ | 4R memory screen off (viewer sees a blank screen the color of the border). |
| $>70$ | 4K memory, screen on, interrupt on, text mode (40 x 24 character screen) |
| $>68$ | 4K memory, screen on, interrupt on, multicolor mode, single sized unmagnified sprites. |
| $>69$ | 4R memory, screen on, interrupt on, multicolor mode, single-sized magnified sprites. |
| > 6A | 4K memory, screen on, interrupt on, multicolor mode, double-sized unmagnified sprites. |
| $>6 \mathrm{~B}$ | 4R memory, screen on, interrupt on, multicolor mode, double-sized magnified sprites. |

The actual mechanics of writing and running a GPL program are described in Appendix A. This describes the format of instructions that the GPL assembler will accept.

The interpreter and the GPL program communicate with each other through a dedicated location in CPU RAM, called the status Block. Table 3.5 (page 3-20) shows the fixed locations of each Status Block variable.

### 3.3.1 THE STATUS BLOCK

If any of the bytes in the status Block are to be accessed from a GPL program, it is recommended that the symbols in Table 3.5 (page 3-20) be equated to the proper values as shown at the beginning of the GPL program. The symbol can then be used as an instruction operand.

The following is a discussion of each of the status Block bytes:

- MAXMEM - Highest available VDP memory address. For a 4 K system this would be >OFFF.
- DATSTK- Stack pointer for data; initialized to $>9 \mathrm{~F}$ by the Monitor, the pointer always points to the last value pushed on the data stack. The data stack is a pre-incremented, byte-oriented stack, and grows to increasing values in CPU RAM. If the user wishes, he can change the location of the stack by doing an ST into DATSTK (e.g. ST >92,@DATSTR). PUSH and POP affect the pointer value, as well as the operand POP.
- SUBSTR- Stack pointer for subroutine return addresses; initialized to $>7 E$ by the Monitor, the pointer always points to the last address pushed onto the stack. Addresses are automatically pushed onto the stack by the CALL instruction, and popped off by the RTN and RTNC instructions. As with DATSTK, the user can change the default address of the stack. The user should be careful when changing this stack pointer. suBSTK should only be initialized with even numbers if it is changed. The MOVE and SCAN instructions use one level of subroutine stack.
- KEYBOARD, KEY, JOYY, JOYX- These locations are used for handset, joystick and keyboard interfaces. KEYBRD is the keyboard number, KEY is the returned keycode, JOYY and JOYX are the returned joystick parameters. see the sCAN instruction description for more details. Also see Appendix D. These values are initialized to 0 by the Monitor.
- RANDOM- This location is loaded with a random number when the RAND instruction is executed. It is initialized to a random number generated by the Monitor.
- TIMER- When the VDP Frame interrupt is enabled, this byte gets incremented by one every $1 / 60$ second. By clearing it with a CLR and then using the loop

LOOP CEQ (delay), OTIMER
BR LOOP
a fixed delay in the GPL program can be implemented.

- MOTION- This location, when set to a non-zero value by the programmer, represents the number of sprites that are included in auto-motion. For example, if it contains a two, Sprites 0 and 1 will be put into auto-motion. See Appendix $B$ for details on Sprite auto-motion.

VDPSTT- This location is a copy of the VDP status register. It is updated every frame interrupt (when frame interrupts are disabled, VDPSTT is not updated).

- STATUS- This byte automatically gets loaded with bits as a result of many instructions. It contains bits representing equality, arithmetic greater than, logical greater than, carry and overflow. See section 3.4 for details.
- CB, YPT, XPT- These bytes, in conjunction with one another, provide a method for writing information out to the VDP Pattern Name Table. When the $C B$ location is used as a source operand in an instruction, it is first loaded with the value of the Pattern Name Table specified by XPT and YPT. This assumes that the Pattern Name Table base address is 0 and the absolute VDP RAM address is calculated by 32*YPT+XPT. This provides a convenient method for reading information off of the screen. If $C B$ is ever found to have been modified by an instruction, the new value of $C B$ is
written to the Pattern Name Table location specified by XPT and $Y P T$.

Some examples:
DST \#0302,YPT
ST CB, @TEMP ..causes TEMP to get loaded with the byte from location XPT=2,YPT=3;

ST @CHRI, CB ..causes whatever is in CHRI to be written to the screen at the location corresponding to the current values of XPT and YPT.

Multicolor mode uses YPT and XPT to do mapping automatically in range $Y P T=0$ to $47, X P T=0$ to $63 . \quad C B$, XPT, and YPT are predefined symbols and can be used with or without @ sign in front of them.

TABLE 3.5
STATUS BLOCK

| $\begin{aligned} & \text { RECOMMENDED } \\ & \text { SYMROL } \\ & \hline \end{aligned}$ | ADDRESS IN CPU RAM ( $>$ ) | INITIALIZED TO BY MaNITOR |
| :---: | :---: | :---: |
| MAXMEM | 70, 71 | MAXIMUM VDP MEMORY ADDRESS |
| DATSTX | 72 | >9F |
| SUBSIK | 73 | $>7 E$ |
| KEYBRD | 74 | 0 |
| KEY | 75 | 0 |
| JOYY | 76 | 0 |
| JOYX | 77 | 0 |
| RANDCM | 78 | 0 |
| TIMER | 79 | 0 |
| MOTICN | 7A | 0 |
| VDPSTT | 7B | 0 |
| STATUS | 7 C | 0 |
| CB | 7 D | 0 |
| YPT | 7 E | 0 |
| XPT | 7 F | 0 |

The byte in the STATUS BLOCK called STATUS is equivalent to the status register found in many microprocessors. 5 bits in the byte indicate the result of operations. The format of the STATUS byte is:
$1 \mathrm{H} / \mathrm{GT} / \mathrm{COND} / \mathrm{CARRY} / \mathrm{OVF} / 0 / 0 / 0 / 0 /$
bit
76
5
4
3
2
1
0

The COND bit is most important, since the $B R$ (Branch on Reset) and BS (Branch on Set) instructions use this bit to decide whether to branch or not. Many operations affect all the bits, especially single and double operand arithmetic/logical instructions. Instructions have been provided which transfer one of the other bits into the CoN bit; this makes it easy to conditionally branch based on the results of an operation (See
 LABEL "BRI" if the CARRY bit or the OVF bit is set, the following sequence can be used:

CARRY
BS \#B RI
or $\$$ IF . CARRY. GOTO BR
over
BS \#B RI
or \$IF . OVF. GOTO BR2

In the instruction descriptions in the following section, the STATUS bits affected Eor each instruction are shown boxed in. Other STATUS bits are not affected at all. Note that some instructions like the branches always reset the COND bit.

The following pages are a description of each Graphics Language instrucion.

All instruction descriptions tell how the status byte is affected and give execution results. The symbol :=represents "takes the value of."

# Definition: Set/reset condition bit to the logical high status bit value 

Status bits affected: $\angle \mathrm{B} / \mathrm{GT} /$ cond/ carry / OVF/

Execution results: COND : = E

Application notes: Use the $H$ instruction to detect whether the logical high status bit was set as a result of the previous instruction as a prelude to a conditional branch (BR or BS)
For example:
H
BS LABI
or \$IF .H. GOTO LAB1
causes a Branch to LABEL "LABl" if the logical high bit has been set.

Op Code: $>09$

Format Type: 5

Syntax definition: GT

Example: LABl GT TEST THE ARITHMETIC GT BIT.

Definition: set/reset condition bit to the arithmetic greater than status bit value.

Status bits affected: $\quad$ H/GT/ cond/carry/ OVF/

Execution results: COND :=GT

Application notes: Use the GT instruction to detect whether -the Arithmetic greater than status bit was set as a result of the previous instruction as a prelude to a conditional branch ( $B R$ or $B S$ )

Op Code: $\quad$ OA

Format type: 5

Syntax definition: CARRY

Example: LABI CARRY TEST THE CARRY BIT

Definition: Set/reset condition bit to the carry status bit value

Status bits affected: $\angle \mathrm{H} / \mathrm{GT}$ cond/carry/OVF/

Execution results: COND := CARRY

Application notes: Use the CARRY instruction to detect whether there was a carry out of the most significant bit of a byte or word as a result of the previous instruction as a prelude to a conditional branch (BR or BS)

Op Code: $>0 C$

Format type 05

Syntax definition: OVF
Example: LAB1 OVF TEST THE OVERFLOW B IT
Definition: Set/reset condition bit to the overflow status
bit value.

Status bits affected: LH/GT/ cond/carry/ OVF/

Execution results: COND := OVF

Application notes: Use the OVF instruction to detect whether an arithmetic overflow (the result is too large or too small to be correctiy represented in two's complement representation) has occurred as a prelude to a conditional branch ( $B R$ or $B S$ ).

Op Code: $\quad>0 D$

Format type: 05


Op Code: >D4

Format type: 1

| Syntax definition: | CH $G S, G D$ <br> $D C H$ $G S, G D$,$~$ |
| ---: | :--- |



Definition: Compare the $G D$ to the $G S$ and set the condition bit if the GD is logically higher than the GS

Status bits affected: / H/GT/ cond/carry/ OVF/

Execution results: COND $:=(G D)$ (GS)

Application Notes: Use the $C H$ instruction to do the comparison GD.H.GS and set the condition bit if the relation is true. Use as a prelude to a conditional branch (BR or BS).

Op Code: $\quad>C 4$

Format type: 1


Syntax definition: CGT GS,GD DCGT GS,GD

| Example: LABEL CGT @A, NEW | COMPARE NEW TO (A) AND SET |
| :--- | :--- |
|  |  |
|  |  |
|  | CONDITION BIT IF NEW IS |

OR
LAbel \$If @NEW .GT. @A then

Definition: Compare the GD to the GS and set the condition bit if $G D$ is greater than (arithmetically) the GS.

Status bits affected: LE/ GT/ cond/carry/OVF/

Execution results: COND $:=(G D) \stackrel{?}{G} T(G S)$

Application Notes: Use the CGT instruction to do the comparison GD.GT.GS and set the condition bit if the relation is true. Use as a prelude to a conditional branch (BR or BS)

Op Code: >CC

Format type: 1

| Syntax definition: | CGE | GS,GD |
| :--- | :--- | :--- |
|  | DCGE | GS,GD |


| Example: | LAB1 | CGE | 82, 的 | COMPARE (B) TO 82 AND SET CONDITION BIT IF (B) IS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | or |  | GREATER THAN OR EQUAL TO 82 |

LABI \$IF @B .GE. 82 THEN

Definition: Compare the GD to the GS and set the condition bit if $G D$ is greater than or equal to the GS

Status bits affected: / H/GT/cond/carry/ovF/

Execution results: COND := (GD) GE (GS)

Application Notes: Use the CGE instruction to do the comparison GD GS and set the condition bit if the relation is true as a prelude to a conditional branch ( $B R$ or $B S$ )

Op Code: $\quad>$ DO

Format type: 1

Syntax definition: | CLOG |
| ---: |
| DCLOG |
| GS,GD |
| GS |

Example: LABEL CLOG >86, @VALUE
SET CONDITION IF RESULT OF >86. AND. (VALUE)
IS zERO

# Definition: Perform the bit by bit logical AND operation between GS and GD and set the COND bit if the result is 0 . 

Status bits affected: $\angle \mathrm{H} / \mathrm{GT}$ Tcond/carry/ OVF/

Execution Results: COND := (GS) AND (GD) $\stackrel{?}{=} 0$

Application Notes: Use the CLOG instruction to set COND if GD and GS have no l's in same positions. Use as a prelude to a conditional branch (BR or BS )

Op Code: >D8

Format type: 1

Syntax definition: | $C Z$ | $G D$ |  |
| :--- | :--- | :--- |
|  | GCZ | $G D$ |

Example: LABI CZ EVALUE | SET CONDITION BIT IF |
| :--- |
| (VALUE)IS EQUAL TO ZERO |

Definition: Compare the $G D$ to zero and set the condition bit accordingly.

Status bit affected: / H/GT/ cond/carry/ OVF/

Execution Results: $\quad$ COND $=:(G D) \stackrel{?}{=} 0$

Application Notes: Use the $C Z$ instruction to do the comparison $G D=0$ and set the condition bit if the relation is true. Use as a prelude to a condtional branch (BR or $B S$ )

Op Code: $\quad>8 \mathrm{E}$

Format type: 6
4.2.1 BRANCH ON SET

Syntax definition: BS LABEL

Example: LABEL BS HERE BRANCH TO ADDRESS OF HERE If CONDITION IS SET

Definition: Branch to address of the LABEL operand if the COND bit is set. After branching the condition bit is reset.

Status bit affected: LH/GT/ cond/carry/OVF

Execution results: IF (COND.EQ.Set) THEN (PC):= LABEL

Application Notes: Use the BS instruction to branch to another portion of the program depending on whether the condition bit is set. For example if the previous instruction was a SUB that resulted in a zero result; the instruction,

BS zERO
program execution commencing at the instruction at label "ZERO". NOTE: The LABEL must reside in the same 6K GROM segment as the BS instruction.

Op Code: > 60

Format type: 4
Syntax definition: BR LABEL
Example: LAB1 BR EERE BRANCH TO ADDRESS "HERE" TF

Definition: Branch to address of the label operand if the condition bit is reset. After execution the condition bit is reset.

Status bits affected: $\angle \mathrm{H} / \mathrm{GT} / \overline{\text { cond/ carry / OVF } / ~}$

Execution results: IF (COND.EQ.0) THEN (PC):= LABEL

Application notes: Use the $B R$ instruction to branch to another portion of the program depending on whether the condition bit is reset. For example if the previous instruction was an ADD that resulted in a non-zero result the instruction,

BR NONZ
would result in the program commencing at the instruction at "NONZ" in the program. NOTE: The LABEL must reside in the same 6 R GROM segment as the BR instruction.

Op Code: $>40$

Format type: 4

```
Syntax definition: B LABEL
```

Example: LABI B HERE BRANCH TO ADDRESS OF HERE
Definition: Branch absolutely to address of the label operand. This branch is unconditional. The condition bit is reset after execution.

Status bits affected: / H/GT/ cond/carry/ OVF/

Execution results: (PC):= LABEL

Application Notes: Use the $B$ instruction to unconditionally transfer program control to another portion of the program. If the label HERE is at the address $>O B$; the instruction,

B HERE
will replace the $P C$ with the value $>O B$. The condition bit will be reset. NOTE: The $B$ instruction should be used to transfer control between 6R GROM segments.

Op Code: $>05$

Format type: 3

| Syntax definition: | CASE | $G D$ |
| :--- | :--- | :--- |
|  | DCASE | $G D$ |


| Example: LAB1 CASE EA GOTO NEXT INSTRUCTION FOR (A) |  |
| :---: | :---: |
|  |  |
|  | EQUAL TO ZERO, TWO MORE IF |

Definition: Add two times the value of the operand to the current GROM Program Counter. Resets condition bit in status.

Status bits affected: / H/GT/ cond/ carry/ OVF/

Execution results: $(P C):=2 *(G D)+P C$

Application Notes: The CASE instruction is typically followed by a series of $B R$ statements. Since the condition bit resets after executing, the BR's are always taken. (The BR is used because it is a twobyte instruction while $B$ is a 3-byte instruction). An example of use of the CASE statement is:

CASE @NMBR
BR LABl
BR LAB2
BR LAB3
If the byte at location NMBR is a 0 , branch to LABI, if a 1 , branch to LAB2; if a 2 , branch to LAB3.
NOTE: All the labels have to reside in the same 6K GROM segment as the (D) CASE instruction.

Op Code: $\quad>8 \mathrm{~A}$

Format type: $\quad \sigma$

Syntax definition: CALL LABEL

Example: LABl CALL HERE CALL THE SUBROUTINE STARTING at the address of the label here

Definition: Replace the PC with the address of the LABEL. Place the old PC at the top of the call stack (pointer at CPU RAM >73). Reset condition bit.

Status bits affected: $\angle \mathrm{H} / \mathrm{GT} / \overline{\text { cond/ carry / OVF } / ~}$

Execution results: (SBRSTR): $=($ SBRSTR $)+2$
((SBRSTK)):=(PC)
(PC):=LABEL

Application Notes: Use the CALL instruction to enter a subroutine.

Op Code: >06

Format type: 3

The following table may be used as a reference for determining when it is more economical to use a subroutine:

| Instruction Set Length <br> (m) in bytes | Minimum Number of Times <br> Instruction Set is Used | Bytes Saved <br> $\mathrm{n}=\mathrm{Times}$ Used |
| :---: | :---: | :---: |
| 3 or less | - | - |
| 4 | 6 | $n-5$ |
| 5 | 4 | $2 n-6$ |
| 6 | 3 | $3 n-7$ |
| 7 | 3 | $4 n-8$ |
| $8+$ | 2 | $(m-3) n-(m+1)$ |

Syntax: FETCH GD

Example: LAB1 FETCH GVALI FETCH LST PARAMETER

Definition: Retrieves a byte of data pointed to by the return address on the subroutine stack and increments this return address by 1.

Status bits affected: / H/GT/cond/carry/ OVF/

Execution results: $\quad$| $(G D):=$ | $(((S B R S T R)))$ |
| ---: | :--- |
|  | $((S B R S T K)):=((S B R S T R))+1$ |

Applications Note: Use the FETCH instruction to pass parameters in line to a subroutine . For example in this sequence,

CALL SUB
DATA 1,24

|  | $\dot{\bullet}$ |  |
| :---: | :---: | :---: |
|  | SUB | EETCH |
|  | @ARG1 |  |
|  | FETCH | @ARG2 |

The PETCH statement at SUB will place a 1 in location ARGl. The next instruction will place a 24 in location ARG2. Upon returning from the subroutine, execution commencences at instruction after the 24. The FETCH instruction uses two bytes of the subroutine stack. The FETCH instruction can only use CPU RAM as GD.

Op Code: $\quad>88$

Format type: 6

Syntax definition:. RTN

Example: LABI RTN RETURN WITH 0 TO CONDITION

Definition: Replaces PC with the value at the top of the subroutine stack (pointer at $>73$ in CPU RAM). Resets the condition bit.

Status bits affected: LH/GT/cond/carry/OVF/

Execution results: (PC):= ((SBRSTR))
(SBRSTR ) : = (SBRSTK) -2
COND: =reset
Applications Notes: RTN is used to return from a subroutine call when you don't care about saving the condition bit value. By changing the value of the top of the subroutine call stack (pointed to by CPU RAM location >73), the return address may be modified.

Op Code: $>00$

Format type: 5

Syntax definition: RTNC

Example: LABl RTNC RETURN WITH NO EFFECT ON STATUS


Status bits affected: / H/GT/ cond/carry/OVF

Execution results: $(P C):=((S B R S T R))$
$(S B R S T K):=(S B R S T K)-2$

Applications Notes: see RTN

Op Code: $>01$

Format type: 5

Individual bits of memory may be set, reset, or tested using bit operations. The memory bits are numbered 76543210 , with 0 being the least significant and 7 the most significant bit. The immediate operand that specifies bit number is truncated to 3 bits. The status byte is modified by these insructions.

These instructions are macro-instructions which the assembler converts into equivalent GPL instructions.
4.3.1 RB GD,IMM $\quad:=$ AND IMM1,GD

Reset the bit in memory identified by the two operands. The COND bit is set if the resulting destination byte is zero and reset otherwise. Note that an AND instruction is generated by the assembler.
4.3 .2 SB GD,IMM $:=O R \quad \mathrm{IMM}_{1, G D}$

Set the bit in memory identified by the two operands. The COND bit is always reset. This instruction is assembled as an OR instruction.
 Test the bit in memory identified by the two operands and set the COND bit if the tested bit is a zero. Otherwise reset the COND bit. This instruction is assembled into a CLOG statement.

## 4．4 ARITHMETIC \＆LOGICAL INSTRUCTIONS

Arithmetic operations work on operands＇in two＇s complement form and affect the status byte．The result of an add，subtract， increment，or decrement instruction sets the COND bit if the result is zero，the $⿴ 囗 ⿱ 一 一$ bit if logical high，the GT bit if arithmetic greater than，the OVF bit on overflow，and the CARRY bit if a carry occurs from the most significant digit．The divide instruction sets the OVF bit if the divisor is less than or equal to the first byte of the dividend．The compare instructions compare the destination operand to the source operand．For example，a CGT instruction sets the COND bit if the destination is greater than the source．

The address fields of these instructions contain one or two operands．In general the first is the source operand and the second the destination．For example，in an add operation the first operand is added to the second and in a subtract operation the first is subtracted from the second．
Syntax definition: ADD GS,GD

Example: LABI ADD 48,@X(ONE) ADD 48 TO (X) INDEXED BY (ONE)

Definition: Replace GD with the sum of the GS and GD. Compare the result to zero and set/reset status bits to indicate this result

Status bits affected: $\overline{H / G T / c o n d / c a r r y / O V F / ~}$

Execution resluts: (GD) := (GS)+(GD)

Application notes: $A D D$ is used to add Twos complement integer. For example, if the address labeled TABLE contains $>$ FE and the address labeled NO contains a $>01$; the instruction

ADD @TABLE,@NO
would result in NO containing a $>\mathrm{FF}$ and TABLE remaining unchanged. The logical high bit would be set and the other bits reset.

Op Code: >AO

Format type: 1

| Syntax definition: | SUB |
| :---: | :---: |
| : | GSUB,GD |
| GS,GD |  |

Example: LABl $S U B$ ©A, @B $S U B T R A C T$ (A) FROM (B)

Definition: Replace GD with the GD less the GS. Compare the result to zero and set/reset status bits to indicate this result.

Status bits affected:


Execution results: (GD) := (GD) - (GS)

Application notes: Use the SUB instruction to subtract signed integer values. For example, if the location NEW contains a value of $>6$ F and memory location OLD contains a value of -l; the instruction,

## SUB @OLD, @NEN

results in the contents of NEW changing to $>70$. The logical high, greater than status bits set, the others reset.

Op Code: >A4

Format type: 1

Syntax definition: MUL GS,GD DMUL GS,GD

Example: LABl MUL >4, @A MULTIPLY >4 TIMES (A)

Definition: Multiply the GD by the GS. In the single byte MUD, both operands are single byte values but the result is stored in a double byte location at GD. The 8 most significant bits are stored in the $G D$. In the double byte DMOL, both operands are double byte values and the result is a four byte value at GD. No status bits are affected. The multiply is an unsigned type.

Status bits affected: / H/GT/cond/carry/ OVF/

Execution results: MUL : (GD,GD+I) :=(GS)*(GD)
DMUL : $(G D, G D+1, G D+2, G D+3):=(G S, G S+1)$ * (GD, GD+1)

Application notes: In the single MUL the GS \& GD are 8-bit values. The result is a lo-bit value. In the double DMUL, the GS and GD are 16-bit values. The result is a 32 -bit value. For example, if location $A$ contains $a>F 3$ and location $B$ contains $a>82$, the instruction

MUL @A, @B
would result in location $A$ being unchanged \& location $B$ containing $>7 B$, and location ( $B+1$ ) containing $>66$. Status bits are unchanged.

Op Code: $>A 8$
Format type: 1

| Syntax definition: | DIV | GS,GD |
| :--- | :--- | :--- |
|  | DDIV | GS,GD |

Example: LABI DIV >08, @VALUE, DIVIDE TWO BYTES STARTING AT VALUE BY $>08$

Definition: Replace the $G D$ with the quotient and remainder of $G D$ divided by GS. Compare the result to zero and set/ reset status bits to indicate the result. The divide is of the signed type.

Status bits affected: L H/GT/cond/carry/ OVF/

Execution results:

$$
\begin{aligned}
\text { DIV: } & (G D):=(G D, G D+1) /(G S) ;(G D+1):=\text { remainder } ; \\
\text { DDIV: } & (G D, G D+1):=(G D, G D+1, G D+2, G D+3) /(G S, G S+1) ; \\
& (G D+2, G D+3):=\text { remainder. }
\end{aligned}
$$

Application Note: If the DIV instruction is a single byte instruction, the single byte GS is divided into the double byte $G D$ and the quotient is put in the GD. If the DDIV instruction is used, the two byte GS is divided into the four byte GD and the quotient is put into the two bytes at $G D$; the remainder is placed in two bytes at GD+2.

Op Code: $>A C$

Format type: 1

| Syntax definition: | INC | GD |
| :--- | :--- | :--- |
|  | DINC | GD |

Example: LABl INC @A INCREMENT (A) BY 1

Definition: Replace the GD with the GD plus one. The result is compared with zero and the status bits are set/reset to indicate the result of this comparison.

Status bits affected: $\frac{H / G T / \text { cond / carry/ OVF }}{1 / 1}$

Execution results: (GD) $:=(G D)+1$

Application notes: Use the INC instruction to count and index byte arrays, add a value of one to an addressable memory location, or set flags. For example, if COUNT contains a zero, the instruction

INC @COUNT
places $a>01$ in COUNT and sets the logical high, and arithmetic greater than status bits, while the condition, carry, and overflow status bits are reset.

Op Code: $\quad>90$

Format type: 6

| Syntax definition: | INCT | $G D$ |
| :--- | :--- | :--- |
|  | DINCT | $G D$ |

Example: LABI INCT EA INCREMENT (A) BY 2Definition: Replace the $G D$ with the $G D$ plus two. The result is compared with zero and the status bits are set/reset to indicate the result of this comparison.

Status bits affected: $\frac{\mathrm{H} / \mathrm{GT} / \text { cond/ carry/ OVF// }}{1}$

Execution Results: (GD): $=(G D)+2$

Application notes: Use the INCT instruction to count and index

$\quad \begin{aligned} & \text { double byte arrays and add a value of two to } \\ & \text { an addressable memory location. For example, }\end{aligned}$

if TEMP contains the address $>00$ (i.e. points
INCT eTEMP
places a 0002 in TEMP (so that it now points to the next two bytes of temporary byte CPU RAM).

Op Code: $\quad>94$

Format type: 6

| Syntax definition: | DEC | GD |
| :--- | :--- | :--- |
|  | DDEC | $G D$ |

Example: LABI DEC @A DECREMENT (A) BY 1
Definition: Replace the GD with the GD minus one. The result is
compared with zero \& the status bits are set/reset to
indicate the result of this comparison.

Status bits affected: $\frac{\mathrm{H} / \mathrm{GT} / \text { cond/carry/ OVF/ }}{1}$

Execution results: (GD) $:=(G D)-1$

Application notes: Use the DEC instruction to subtract a value of one from any addressable operand. The DEC instruction is also useful in counting and indexing byte arrays. For example, if COUNT contains a value of 1 , then

DEC @COUNT
results in a value of zero in location COUNT $\&$ sets the condition and carry status bits while resetting the logical high, arithmetic greater than, and overflow status bits.

Op Code: $>92$

Format type: $\quad 6$

Syntax definition: | DEPT |
| ---: |
| DDECT | \& $G D$

Example: LAB DECT @A DECREMENT (A) BY 2

Definition: Replace the $G D$ with the $G D$ minus two. The result is compared with zero and the status bits are set/reset to indicate the result of this comparison.

Status bits affected:


Execution results: (GD) :=(GD)-2

Application notes: The DECT instruction is useful in counting $\&$ indexing two byte arrays. .Also, use the DECT instruction to subtract a value of two from any addressable operand. For example, if COLOR contains the value $>0 A$ the instruction

DEPT @COLOR
would result in the value $>08$ being stored in COLOR .

Op Code: $>96$

Format type: 6
Syntax definition: ABS ..... GD
Example: LABl ABS @DX(INDEX) ABSOLUTE VALUE OF (DX) INDEXED BY (INDEX)
Definition: Replace the GD with the absolute value of the GD. Does not affect status bits.
Status bits affected: / GT / B / cond / carry / OVF
Execution results: (GD) := ABS(GD)
Application notes: Use the ABS instruction to take the absolute value of an operand. For example if the location $>76$ (joystick $\mathbf{Y}$ ) contains -4 then
ABS @ ..... 76
will result in $\mathbf{a}+4$ at $>76$.
Op Code: >80
Format type: 6

Syntax definition: NEG | NNEG GD |
| :--- |
| DD |

Example: LABl DNEG EB $\quad$ NEGATE TWO BYTES AT B

Definition: Replace the GD with its two's complement value. Does not affect status bits.

Status bits affected: / H/GT/cond/carry/OVF/

Execution results: (GD) : = - (GD)

Applications notes: Use the NEG instruction to make the contents of an addressable memory location its additive inverse. For example if TEMP contains the value of $l$, the instruction,

NEG @TEMP
would result in the value $>F F$ being stored in TEMP.

Op Code: $\quad>82$

Format type: 6
Syntax definition: INV ..... GD
DINV ..... GD
Example: LABI INV EA INVERT (A)
Definition: Replace the GD with its one's complement value. Does not affect status bits.
Status bits affected: / GT / H/cond/carry / OVF/
Execution results: (GD) : = LOGICAI INVERSION ..... (GD)
Application notes: Use the INV instruction to complement anoperand. For example if location COUNTcontained a zero; the instructionINV GCOUNT
will result in $a>F F$ being stored in COUNT.
Op Code: $\quad>84$
Format type: 6

Syntax definition: | AND | GS,GD |
| :--- | :--- |
| DAND | $G S, G D$ |

Example: LABI AND $>F O$, ©Y $\operatorname{SET} 4$ LSB OF ( $Y$ ) TO ZERO

Definition: Perform a bit-by-bit AND operation of the 8 (16) bits in GS with the GD and store the result in the GD. The result is compared to zero and the status bits are set/reset to indicate the result.

Status bits affected: $\frac{\mathrm{H} / \mathrm{GT} / \text { cond/carry/ OVF/ }}{1}$

Execution results: (GD) := (GS) AND (GD)

Application notes: Use the AND instruction to perform a logical AND operation between a GS and GD. The AND operation is useful in masking out bits before a comparison. If location $X$ contains $a>66$ and location $Y$ contains a $>0 F$; the instruction

AND ©Y, ©X
would result in $X$ containing $a>06$. The GT and H status bits will be set and all other status bits reset.

Op Code: $>\mathrm{BO}$

Format type: 1

| Syntax definition: | OR $\quad$ GS,GD |
| :--- | :--- | :--- |
|  | GOR GS,GD |



Definition: Replace the GD with the GD OR'd with the GS. Compare the result to zero \& set/reset the status bits to indicate this result.

Status Bits Affected: / H/GT / cond/carry/ OVF

Execution results: (GD) $:=(G S)$ OR (GD)

Application notes: Use the OR instruction to perform a logical OR between the GS and GD. If location A contains $>F 6$ and location $B$ contains a $>68$ the instruction
OR @A,@B
would result in location $B$ changing to $>F E$. The logical high status bit will be set, the rest will be reset.

Op Code: >B4

Format type: 1


Definition: Exclusively $O R$ the $G S$ and $G D$ and replace the $G D$ with the result. The result is compared to zero and the status bits are set/reset to indicate the result.

Status bits affected:


Execution results: (GD) := (GS) XOR (GD)

Application notes: The exclusive $O R$ is accomplished by comparing the GD and GS on a bit-by-bit basis. If the bits are both 0 or both 1 , the $G D$ is reset; otherwise it is set. If location A contains $>88$ and location B contains $>87$, the instruction

$$
\mathrm{XOR} \text { @A, @B }
$$

would result in location $B$ changing to $>O F$. The logical high and greater than status bits will be set, the rest will be reset.

To reverse bits in a byte, do an XOR with a number which has all bits set you want to reverse.

Op Code: >B8

Format type: 1


Definition: Replace the $G D$ with a zero. Does not affect status bits.

Status bits affected: / H/GT/cond/carry/ OVF/

Execution results: (GD) $:=0$

Applications notes: Use the CLR instruction to replace any addressable memory location with a zero.

Op Code: $>86$

Format type: 6

Definition: Replace the GD with the GS. Status bits are not
affected.

Status bits affected: / E/GT/ cond/carry/ OVF

Execution results: (GD) := (GS)

Application notes: Use the ST instruction to copy the contents of any addressable memory location or an immediate value into any addressable memory location. For example, if location $X$ contains a>88; the instruction

ST EX, ETEMP
will result in both location $X$ and TEMP containing $a>88$.

Op Code: $>B C$

Format type: 1

syntax definition: | EX | GD,GD |
| :--- | :--- |
|  | GEX |

Example: LABI EX EX,@y EXCHANGE THE CONTENTS OF LOCATIONS X\&Y.

Definition: The contents of the first operand is exchanged with the contents of the second operand. No status bits are affected.

Status bits affected: / H / GT / cond / carry / OVF /

Execution results: (GD) (EXCHANGE WITB) (GD)

Application notes: Use the EX instruction to exchange the contents of two locations in memory. For example if location $>380$ in VDP RAM contains a 03 and location $>381$ in VDP RAM contains a 05 the instruction;

EX RAM (>380),RAM(>381)
would result in location $>380$ in VDP RAM containing a $>05 \&$ location $>381$ in VDP RAM containing a >03; thus swapping the colors of pattern set \#0 with pattern set \#1.

Op Code: >CO

Format type: 1
Syntax definition: PUSB ..... GD
Example: LABI PUSH @NEWEST

PUSH VALUE AT LOCATION NEWEST ONTO DATA STACK

Definition: Increment the data stack pointer \& push the one byte operand onto it. (Opposite of instruction POP). No status bits are affected.

Status bits affected: / H / GT / cond/carry / OVF/

Execution results: (DATSTR) (DATSTK) + 1
((DATSTK)):=(GD)

Application notes: Use PUSH instruction to add to data stack. Opposite of POP.

Op Code: >8C

Format type: 6

```
Syntax definition: POP GD
```

Example: LABI POP @DAT POP top value off data stack and into location DAT

Definition: pop a byte off the data stack and load it into $G D$, then decrement the value of the data stack pointer

Status bits affected: LH/GT/cond/carry/OVF/

Execution results: (GD):=((DATSTR))
(DATSTK): = (DATSTK) - 1

Application notes: This is a macro instruction which the assembler accepts. The pop instruction is the opposite of the pusi instruction. It assembles into:

ST *STATUS,GD
The interpreter traps this out to POP a byte of data off the data stack and places it into the $G D$, then decrements the data stack pointer.

Syntax definition: MOVE GS $1_{1}$ FROM GS 2 TO GD

Example: MOVE 21 FROM ROM(\#TABL) TO RAM(800)

Definition: Move the specified number of bytes from the source to the destination.

Status bits affected:
Ll
$\frac{\mathrm{H} / \mathrm{GT} / \text { cond / carry / OVF / }}{(\mathrm{GD}):=(\mathrm{GS} 2)}$ GD: $=G D+1$
$\mathrm{GS}_{2}:=\mathrm{GS}_{2}+1$ $\mathrm{GS}_{1}:=\mathrm{GS}_{1}-1$ SIF GS ${ }_{1}$.GT. 0 GOTO LI;
Execution results: The requested number of bytes are transferred from the source to the destination.

Application notes: The MOVE instruction is useful wherever a block of data must be moved from one section of memory to another. Note that the byte count is IMM or CPU and a doublebyte value. The Source and Destination operands can represent blocks in CPU RAM, VDP RAM, or ROM. In addition, the following mnemonics can be used:
Destination only: VDP(IMM) . block of VDP Registers
Instead of using a LABEL for GROM, an IMM
field 0-48R, or a GS Pointing into CPO RAM
can be used (e.g. ROM(22), ROM(@CPULOC)).
Furthermore, an index can be used, as in the
normal addressing made (e.g. ROM(\#AB(A))
The VDP registers cannot be used as Source,
Since they are write-only registers. The
MOVE instruction uses two bytes of the sub-
routine stack.

Op code: $>20$
Format type: 9
More examples:
MOVE 7 FROM ROM(2000) TO VDP(1) ..loads up registers 1 thru 7. MOVE @COUNT FROM @o to eloo ..COPY a block from CPU to CPU

Syntax Definition: SLL GD, GS DSLL GD, GS

Example: LABI SLL e VALUE,5

Definition: shift the (GD) left for the (GS) number of bits. Fill in the vacated bits with logical zeros. Status is not affected.

Status bits affected: / 且 / GT / cond/carry/OVF/

Execution results: Shift the (GD) left for the (GS) number of bits and fill in the vacated bit with zeros.

Application notes: Use the shift left logical to shift the GD. For example, if VAL has >21 in it, the instruction

SLE EVAL, 2
results in the contents of VAL becoming $>84$. DSLL requires a 2-byte shift count.

Op Code: $\quad>$ EO

Format type: 1

| Syntax definition: | SRA | GD, GS |
| :--- | :--- | :--- |
|  | DSRA | $G D, G S$ |

Example: LABl SRA @A,@B
SEIFT (A) RIGHT ARITHMETIC BY THE NUMBER OF BITS SPECIFIED IN LOCATION B

| Definition: | Shift the (GD) right for the (GS) number of bits. |
| ---: | :--- |
|  | Fill in the vacated bits with the MSB of (GD). |
|  | Status is not affacted. |

Status bits affected: $/ \mathrm{H} / \mathrm{GT} /$ cond / carry / OVF/

Execution results: see definition

Application Notes: An example of an arithmetic right shift is: if location contains $a>86$; the instruction

SR 日A, 2
will result in changing location $A$ to be a $>$ El. DSRA requires a 2 -byte shift count.

Op Code: $\quad>$ DC
Format type: 1

Syntax definition: | SRL |
| :---: |
| DSRL |
| GD, |

Example: LABI SRL QVALUE,7
SHIFT (VALUE) RIGHT 7 BIT POSITIONS

Definition: shift the contents of the GD to the right for the (GS) number of bits while filling in the vacated bit positions with zeros. Status is not affected.

Status bits affected: $\angle \mathrm{H} / \mathrm{GT} /$ cond / carry / OVF/

Execution results: See definition

Application notes: An example of a logical right shift is: If the double byte location A contains the value $>$ FFEF, then the instruction,

DSRL @A,3
changes the contents of location $A$ to $>l_{\text {FFD }}$. DSRL requires a 2 -byte shift count.

Op Code: >E4

Format type: 1

Syntax definition: $\quad$| SRC | $G D, G S$ |
| :--- | :--- |
|  | DSRC |

Example: LABl SRC EA, @B
SHIFT (A) RIGBT CIRCULAR BY THE NUMBER OF BITS SPECIFIED IN LOCATION B.
;
Definition: Shift the (GD) to the right for number of bits specified in the GS while filling vacated bit positions with the bit shifted out (LSB). Status bits are not affected.

Status bits affected: $\quad \mathrm{H} / \mathrm{GT} /$ cond/carry/ OVF/

Execution results: See definition

Application notes: An example of a right circular shift is, if location vALOE contains a $>\mathrm{A} 5$, the instruction

SRC @VALUE,I
will result in location VALUE containing a $>$ D2 $^{2}$. DSRC requires a 2 -byte shift count

Op Code: $\quad>E^{8}$

Format type: 1

### 4.5.1 COINCIDENCE

$$
\text { Syntax definition: LAB } 1 \text { COINC GS, GD }
$$

Example: COINC RAM (>300),RAM(>304)

Definition: The Source operand must indicate a $Y, X$ byte pair for object l; likewise, the Destination operand indicates the $Y, X$ byte pair for object 2 ; COINC sets the status equal bit if the objects are in coincidence; otherwise it resets the status equal bit.

Status bits affected: $\qquad$

Execution results: $\quad \operatorname{COND}=$ (objects in coincidence?)

Application notes: See Appendix $E$ for details on operation of the COINC INSTRUCTION.

Op Code: $\quad>E D$

Format type: 1

Definition: Load the border area of the display with the immediate color specified. Does not affect status bits. Loads VDP register 7.

Status bits affected: / H/GT/cond/carry/ OVF/

Execution results: (VDP reg.7) : = IMM

Application notes: Use the BACK instruction to change the VDP register 7 to change the border color of the display to the desired color.

Op Code: $\quad>04$

Format type: 2

Syntax definition: AL工 IMM
Example: LABI ALL 0 LOAD EVERY BLOCK ON SCREEN WITH

| Definition: | Replace every byte in the pattern name table |
| ---: | :--- |
|  | $(768$ bytes) with the immediate operand. No status |
|  | bits are affected. |

Status bits affected: / H / GT / cond / carry / OVF

```
Execution results: ST IMM,RAM(0)67
    MOVE }767\mathrm{ from RAM(0) to RAM(1)
```

Application notes: Use the AL工 instruction to display a repetitive pattern on the entire screen. This can be used to clear the screen. Assuming $>900$ to $>907$ (Pattern number $>20$ ) contains 00's (which they will at power up from the ASCII default character set); the instruction

$$
A L L>20
$$

will result in the the sceen getting filled up with ASCII blanks. No status bits are affected.

Op Code: >07

Format type: 2

Syntax definition: FMT OPERAND1,OPERAND2,OPERNAND3,...

Example: FMT BIAS $\Rightarrow 20,4\left(10,2,4,6^{\prime}\right)$

Definition: Output immediate and variable data to the Pattern Name Table in a controlled, formatted fashion.

Status bits affected: / H / GT / cond/carry/ OVF /

Execution results: The Pattern Name Table is modified; see below.

Application notes:
The operands of the FMT instruction are encoded by the assembler and placed inline after the FMT op code. The FMT processor in the interpreter is essentially a sub-interpreter in that its "language" is different from the rest of GPL. The FMT instruction places data into the VDP Pattern Name Table in such a way that the resulting screen image is formatted in the way the programmer desires.

The locations XPT and YPT in the CPU RAM are used heavily by FMT to determine where to put the next bytes of data. These locations can be set within the FMT statement; they are updated by the FMT statement also. Some of the FMT capabilities are:

- Place a sequence of immediate data across the screen from a defined starting point;
- Place a sequence of immediate data down the screen from a defined starting point;
- Repeat the same immediate data byte or sequence of bytes across or down the screen;
- Nest the above features in order to put data up in a rectangular fashion;

Each of the OPERAND can be of one of the following formats:
' IMM, IMM, IMM, . . . . .'
(places the data across the screen from starting point specified by XPT,YPT);

```
"IMM, IMM, IMM, ...."
        (places the data down the screen from
        starting point specified by XPT,YPT);
M('@IMM')
    (repeats the data from location IMM in
        CPU RAM across the screen M times, where
        \(M\) is from 1 to 32 , or left off for 1 , uses
        , the data stack);
\(M^{\prime} I M M^{\prime}\)
        (repeats the same value across the screen
        M times; \(M\) is from 1 to 32 , or left off for l);
\(N^{\prime \prime}\) IMM"
    (repeats the same value down the screen
        N times; N is from 1 to 32);
    ':character string:' or ":character string:"
        (outputs the ASCII equivalents of the character
        string to the Pattern Name Table; note also
        that this colon-delimited string can be
        used wherever IMM is called for in the
        above formats);
N
        (adds the value of \(N\) to \(Y P T, N\) from 1 to 32);
M
        (adds the value of \(M\) to \(X P T, M\) from 1 to 32 );
\(X P T=I M M\)
    (sets XPT to a specified value);
\(Y P T=I M M\)
    (sets YPT to a specified value);
BIAS \(=G S\)
    (sets the BIAS to a specified value, see below);
Upon entering the FMT statement, the BIAS is 0 . Everything that gets output to the Pattern Name Table gets the value of BIAS added to it. Setting the BIAS to a non-zero value allows using the same FMT statement to output alternate character sets, the same character set of different colors, etc.
Any sequence of operands to the FMT instruction may be enclosed in parentheses, and a "loop" count constant used in front of it. The operands inside the parentheses are then effectively repeated the number of times specified by the loop count. Examples of this will be seen below. Furthermore, these loop structures may be nested inside one another.
```

If a horizontal boundary is reached while outputting data to the VDP, $X P T$ is reset to 0 and YPT is incremented. Thus further data is then output starting at the beginning of the next line. If the vertical boundary is reached, YPT is reset to 0 ; $X P T$ is kept the same (this means vertical wrap-around will be to the same column).

Examples:
FMT 3": ${ }^{\text {BELLO: }}$ (Repeats HELLO 3 times down the screen)

HOME
FMT $32^{\prime}>E O^{\prime}, 22\left(' S E O^{\prime}, 30<, '>E O '\right), 32, '>E O '$
(Puts a border around the screen one character wide of character $>\mathrm{E} 0$ )

FMT BIAS $=>A 0, X P T=13, Y P T=23,^{\prime}: T E N N I S:^{\prime}$
(Adds $>$ AO to the hex value of the ASCII characters and puts those characters on the screen)

PADL1 EQU $>$ A5
FMT XPT=15,YPT=1, 22"PADL1" (Puts 22 of characer >A5 down the screen)

FMT BIAS $=>20,2$ ('gNUM') (Adds $>20$ to the value stored in NUM and puts 2 of those characters on the screen.)
FMT $3\left(1^{\text {A }}, 29<, 3\left(': A A A:^{\prime}\right)\right)$ (Moves pointer one line down, 29 spaces right, and puts 9 A's on the screen--repeats this two more times)

FMT $\operatorname{BIAS}=\operatorname{RAM}(0), 1,2,3,4,5,6,7,8,9,0$
(Adds the value at RAM(0) to each number and puts that character across the screen)
EMT XPT=0,YPT=0, ${ }^{n}: M \underset{X}{ }:{ }^{n}, 1^{\lambda}, 2<,{ }^{n}: A R M:{ }^{n}, 1^{\wedge}, 3<$, $n:$ THAT: ", $1^{\lambda}, 4<, n=$ THROWS:"
(Starting at the top corner, puts MY down the screen, moves down 1 line, right 2 spaces, puts ARM down screen, moves down 1 line, right 3 spaces, puts THAT down the screen, moves down one line, right 4 spaces, puts THROWS down the screen.)
Op Code $\quad>08$

Syntax definition: RAND IMM

Example: LABEL RAND 25 GENERATE A RANDOM NUMBER FROM 0 TO 25 INCLUSIVE
$!$
Definition: Generate a random number from zero to the immediate operand and store this number in location $>78$ of CPU RAM. Does not affect status bits. If no immediate value is specified, the default is 255.

Status bits affected: L H / GT / cond/carry/OVF

Execution results: (RAND) := Random number in (0,IMM)

Application notes: Use RAND to generate random numbers. For example, for RAND sprite motion the instruction,

RAND 3
would generate a random number between 0 and 3 inclusive. There is a useful way to generate the initial seed for the random number:

LOOPI RAND
SCAN
BR LOOPI
This method generates a "random" number of calls to RAND, depending on how long it takes for a key to be pressed. All subsequent calls to RAND will thus generate unique random numbers every time the program is run. It is good to use this loop everywhere you do a scan if you need really random numbers.

Op Code: $>02$

Format type: 2

Definition: Scans keyboard specified in $>74$ in. CPU RAM. Returns the keycode in location $>75$, the $Y$-position of the joystick in location $>76$, and the $X$-position in location $>77$. The COND bit is set if a key is found depressed; however, the keypad or keyboard is "debounced" in the sense that if the same key is found depressed as was depressed upon the previous call to SCAN (on the same keyboard), the proper keycode is returned, but the COND bit is reset.

Status bits affected: / H/GT/ cond/carry/ oVF/

Execution results: |  | $>75:=$ KEY value |
| ---: | :--- |
| $>76$ | $:=$ JOYY |
| $>77$ | $=$ JOYX |
|  | COND |
|  | $:=$ set if new key; reset if old key or |
|  | no key |

Applications notes: See Appendix $D$ for details on handsets and
keyboards.

Assembly Language: There is a keyboard scan subroutine that can be called while executing 9900 Assembly Language code. This subroutine is located at location $>000 \mathrm{E}$ in the console ROM. The keyboard number (CPU >74) should be specified before calling the subroutine. A BL to this subroutine will serve the same purpose as a SCAN instruction in Graphics Language.

Op Code: $>03$

Format type: 5

Syntax definition: XML IMM

Example: LABl XML >05

Definition: Begin execution of 9900 machine language. Use the IMM field to tell where.

Status bits affected: $\qquad$

Execution results: Execute 9900 machine language directly.

Application Notes: The immediate field of the XML instruction is split into a left nybble (table number) and a right nybble (index into table). There are 16 table addresses defined in the CPU address space. See Table 4.5 .1 for a list of these hardcoded values (note that they have been arranged so as to insure that at least one table exists in any conceivable plug-in fast ROM). The left nybble specifies which of the 16 tables to get the Branch address from. The right nybble is then used to determine which of the 16 addresses in the table to use. Each table can contain up to 16 2-byte entry-point addresses. Note that one can have less if one wishes. As an example of XML,

> XML >24
causes a branch to the address contained in the fifth entry of Table 2.

This technique makes it easy to have a plugin ROM which contains up to 16 routines in it. One determines which table will reside in the ROM's address space; at the table address in the ROM, the entry vectors for the ROM routines should be stored. Upon entry to a routine, the 9900 workspace pointer is set to $>83 \mathrm{EO}$ and the 9900 ST is set to an unknown value. To return control to the interprer, make sure WP is still $>83 \mathrm{EO}$ and execute a "B *RIl". GPL execution will continue out of the GROM from which he XML was seen, at the address specified by the internal GROM address.

To do a keyboard scan in 9900 Assembly Language, do a BL to a subroutine located at location $>000 \mathrm{E}$ in console ROM.

Op Code: $\quad>0 F$

| TABLE \# | Funcitan | ADORESS ( $>$ ) |
| :---: | :---: | :---: |
| 0 | FLOATING POINT ${ }^{\text {R }}$ ROUTINES | "FLITAB" |
| 1 | CONVEPSICN AND BASIC ROUITINES | "XITAB" |
| 2 | SYSIEM EXPANSICN RCM/RAM | 2000 |
| 3 | BASIC ENHANCEMENT | 3FCO and "XTAB3" |
| 4 | BASIC ENHANCEMENT | 3 FEO and "XIAB2" |
| 5 | PERIPHERAL/DSR RCM/RAM | 4010 |
| 6 | PERIPEEERAL/DSR ROM/RAM | 4030 |
| 7 | GROM MOOULE RCM/RAM | 6010 |
| 8 | GROM MODULE ROM/RAM | 6030 |
| 9 | GROM MOOULE ROM/RAM | 7000 |
| 10 | FUIURE EXPANSION | 8000 |
| 11 | FUTURE EXPANSICN | A000 |
| 12 | FUIURE EXPANSICN | B000 |
| 13 | FUTURE EXPANSICN | C000 |
| 14 | FUTURE EXPANSION | D000 |
| 15 | SCRATCH PAD RAM | 8300 |

```
Syntax definition: EXIT
```

Example: EXIT
Definition: Terminate GPL execution; return control to the system monitor.
Status bits affected:
Execution results: The monitor performs a restart sequence.
Application notes: All GPL programs that terminate should use the EXIT command. See the Monitor Speci- fication for details on system restart.
Op code: $\quad>O B$
Format type: ..... 5

Syntax definition: I/O GS,IMM

Example: I/O @BLOCR,2

Definition: This is an extended instruction in the sense that the action that occurs depends upon the value of the IMM field. Specifically, this instruction does SOUND, CRD input and output.

Status bits affected: / H/GT / cond/carry/ OVF /

Execution result: See below.

Application notes: See Appendix $F$ for currently supported uses for the $1 / 0$ instruction.

Op code: >F6

Format type: 8

```
Syntax Definition: HOME
Example: 直OME
Definition: SET XPT and YPT equal to zero
Status bits affected: None
Execution results: >7E (YPT): = 0
>7F (XPT): = 0
```

Application notes: The HOME instruction assembles the same as: DCLR YPT

GPI source instructions are entered as card images to the assembler in a free field format with the restrictions that fABEI fields must begin in column $l$ and Operand list fields must begin before colum 25. No imbedded blanks are permitted within an operand list. Blank lines in the source are ignored.

The format of a typical instruction is:
(LABEL) (INSTRDCTION MNEMONIC) (OPERAND LIST) (COMMENT)
The LABEL field is always optional. It consists of an alpha-numeric string of up to 6 characters, the first of which must be non-numeric. Op to 1000 LABELs can be defined in any one source file. Any label that is defined in a source file can be referred to in the OPERAND LIST of any other instruction in that source file. Note that SYMBOIS (as defined using the EQU directive) are exactly like LABELs and their usage is the same.

The INSTRUCTION MNEMONIC must be one of the valid mnemonics as described in Section 4 of this manual. The OPERAND LIST must be of the type required by that particular instruction. For instructions that allow OPERAND LISTs of arbitrary length, this field may be continued up to 16 lines by terminating an OPERAND with a semicolon instead of a comma (the FMT is an example).

The comment field has no restrictions except that it cannot span lines. It must be separated Erom the OPERAND LIST by at least one space.

## ASSEMBLER DIRECTIVES

These directives have a format similar to GPL instructions; they can include LABEL fields as well as comment fields.

## DATA IMM,IMM,IMM,...

The DATA instruction is used to generate a sequence of bytes in the Graphics ROM. The address field contains a list of immediate values or LABELS. In conjunction with the MOVE instruction, the DATA statement provides a way to load up a sequential block of $C P U$ or VDP RAM. For example:

$$
\text { MOVE } 10 \text { FROM ROM (章LABI) TO RAM (>300) }
$$

where later on in the source:
LAB1 DATA $0,1,2,3,4,5,6,7,8,9$

## TITLE XXXXXXXX

The TITLE directive provides an 8 character string that is printed at the top of each page of listing and included in the object file. It generates no code and should be placed at the very beginning of the source file.

## END

The END directive may be used to separate blocks of code. It also is required to terminate the source file.
(SYMBOL) EQU IMM
The EQU directive assigns the immediate field value to the symbol that starts in column one. A symbol may be a one or two byte value.

## GROM IMM

The GROM directive selects which GROM the assembled program is to be in. In the current definition of the system the operand must be less than eight and the maximum length of the program in a GROM is 6R. The GROM directive sets the assembler location counter to the start of the selected ROM. Remember that if a program is longer than 6144 ( $\mathbf{~ 1 8 0 0 ) ~ b y t e s ~ i t ~ m u s t ~ b e ~ p a r t i t i o n e d ~}$ into segments. The only way to transfer control from one GROM to another is through the long Branch instruction. However, references can be made to LABELS and SYMBOLs in different GROMS.

## ORG IMM

The ORG directive sets the assembler location counter to the displacement within the currently selected ROM specified by the operand. This is useful for generating data in a different section of the GROM than'the program. IMM must be a value from 0 to >17FF.

$$
\text { BASE } \mathrm{IMM}_{1}, I \mathrm{IM}_{2}, \mathrm{IMM}_{3}, \mathrm{IMM}_{4}, \mathrm{IMM}_{5}, \mathrm{IMM}_{6}, \mathrm{IMM}_{7}
$$

The BASE directive specifies the base addresses for the various sub-blocks in VDP RAM. The seven operands are the base addresses for the Pattern Name Table, Pattern Generator Area, the Pattern Color Table, Sprite Attribute List, Sprite Descriptor Blocks, Sprite Velocity Table, and object code bias. The default values correspond to the standard configuration and are $0,>800,>380,>300,>400,>780$ and 0 . It is necessary to use a BASE directive only if one wishes to use the special mnemonics in the mOVE instruction, and base addresses other than the defaults listed above are used.

PAGE
The PAGE directive causes the listing to continue on a new page. The PAGE statement is not printed.

## LIST

The LIST directive restores printing of the source listing. This directive is required only when unL directive is in effect, to cause the assembler to resume printing. The LIST statement is not printed.

UNL
The UNL directive inhibits printing of the source listing. The UNL statement is not printed.

LISTM
The LISTM directive restores printing of multiple lines of object code. This directive is required only if a unLM directive is in effect. This statement is not printed.

## UNLM

The UNLM directive inhibits printing of multiple lines of object code. This statement'is not printed.

These macro instructions are designed to allow implementation of control statements similar to those in high level languages like PASCAL. Table A.l shows the GPL instructions which each macro expands to. The mnemonics for the statements are:

## SEND

Terminator for the SWHILE, SFOR, \$IF, \$ELSE, and \$SELSE statements.

SSEND
Same as end SEND. When used as a terminator for SWHILE and \$FOR, it generates a $B R$ instead of $a$.

SWHILE GD.R. GS
Causes the following block to be executed as long as the comparison is true. A list of valid relations is given below.
\$REPEAT
Causes the following block to be executed until the comparison in the terminating sunTIL statement is true. The block is executed at least once.

> SUNTIL GD.R. GS

Terminator for the \$REPEAT statement.
SFOR GD $=$ GS TO GS BY GS
Causes the following block to be executed as a loop. The loop is controlled by a counter specified by the first operand. The counter is initialized by the second operand and incremented by the optional fourth operand until it is greater than (arithmetic compare) the third operand. The range of each GS operand is $0->7 F$. If there is no fourth operand specified, a default value of 1 is used to increment the second operand.

Same as previous statement except that the counter is decremented by the optional fourth operand until it is less than (arithmetic compare) the third operand.
SIF GD .R. GS GOTO LAB

The branch is taken if the comparison is true and otherwise execution continues at the next line. No END statement is required with this form of $\$ I F$. LAB must be a label in the same GROM because the compare generates a BS or BR instruction.
SIF GD.R. GS THEN

The following block is executed if the comparison is true. If false it is skipped. An END statement must terminate the block. SELSE

Terminates a block following an SIF statement. If the comparison was true causes a skip around the following block. If the comparison was false the block is executed.

## SSELSE

Same as SELSE, except it generates a $B R$ instead of a B. SCASE VAR OF LAB1, LAB2, ...

Branches to the label in the list whose position corresponds to the value of the operand. (If the value in VAR is 0 , then the program branches to LABl; if the value is 1 , then the program branches to LAB2, etc.) All labels in the list must be contained in the same GROM as the \$CASE statement.

SGOTO LAB
Branches to the label. Label can be anywhere in the program since the \$GOTO generates a long branch.

## \$CALL IAB

Calls the label as a subroutine.
The comparisons may take the following relations:
.H. .HE. .L. .GT. .GE. .LT. .LE.
.DH. .DHE. .DL. .DGT. .DGE. .DLT. .DLE.
.EQ. .NE. .AND.
.DEQ. .DNE. .DAND.
These relations are used in the logical expressions. The relations .AND. Or .DAND. generate a CLOG of the GS and GD. Additionally the relations .H., .GT., .OVF., .CARRY. may be used without arguments to test bits in the STATUS byte. The negating prefix . NOT. may be used before the relation or first argument to reverse the sense of the test.

Individual bits may be tested by using the prefix. BITn or . BIT(IMM) before the first argument where $n$ is a bit number from 0 to 7 or IMM is equated to a number from 0 to 7. Only the .EQ. and .NE. relations may be used and the second argument must be a 0 or 1.

| INSTRUTCIICN |  | STF-THEN | \$F-GOTO | SREPPEAT-STNTIL | SWETILE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RETATICN | INSTRLICTICN | BS/BR | BS/BR | BS/BR | BS/ER |
| TEST $\mathcal{F}$ BITS IN THE STATUS BYTE: |  |  |  |  |  |
| .H. | H | BR | ES | BR | BR |
| .GT. | GT | ER | BS | BR | BR |
| .OVF. | OVF | BR | BS | BR | BR |
| .CARPY . | CARRY | BR | BS | BR | BR |

TEST RELATICN OF G TO GS:

| .EQ. | CEQ | BR | BS | BR | BR |
| :---: | :---: | :---: | :---: | :---: | :---: |
| .NE. | CEQ | BS | ER | BS | BS |
| .H. | CH | BR | BS | BR | BR |
| .HE. | CHE | BR | BS | BR | BR |
| .L. | CHE | BS | BR | BS | BS |
| .GT. | CGI | ER | BS | BR | BR |
| .GE. | CGE | BR | BS | BR | BR |
| . LT. | CGE | BS | BR | BS | BS |
| .LE. | OTI | BS | BR | BS | BS |
| .AND. | CLOG | BR | BS | BR | BR |
| TEST | $O F \cdot$ |  |  |  |  |
| .EQ. | CZ | ER | BS | BR | BR |
| .NE. | CZ | BS | ER | ES | BS |

All other relations of $G D$ to 0 are tested as $G D$ to $G S$, using 0 as the GS.

Following are several MACRO instructions with their graphics language equivalents:

1. SREPEAT

SUNTIL GD .NOT. .H. GS
2. SREPEAT
\$UNTIL GD.HE. GS
CHE GS,GD
BR (COde following \$REPEAT)

## 3. SREPEAT

SUNTIL .NOT. GD .AND. GS

| CLOG | GS,GD |
| :--- | :--- |
| $B S$ | (COde following \$REPEAT) |

4. SREPEAT SUNTIL .OVF. OVF

BR (Code following \$REPEAT)

```
Page Two
MACRO EXPANSIONS - TABLE A.1
```

5. \$WHILE GD .NE. GS
\$END
6. SWHILE .BIT5 GD .EQ. 1

SEND
7. SWHILE . CARRY.

SEND
8. SIF GD. .EQ. GS THEN
\$ELSE
\$END
9. \$IF GD.DGE. GS THEN

SEND
10. SIF GD.I. GS THEN
\$END
11. $\$ I F G D . N O T$. .AND. GS THEN SEND
12. $\$ I F$ GD .GT. GS GOTO LABEL
13. $\$ 1 F$. H. THEN

SEND
14. \$IF BIT7 GD .NE. 0 THEN
\$END
15. $\$ F O R G D=G S_{1} T O G_{2}$ BY GS 3

SEND

CEQ
BS
B
CLOG
BS
B
CARRY
BR
B
CEQ
BR
B

DCGE
BR

CHE
BS

## CLOG

BS

CGT
BS

H

## CLOG

BS
ST
B
ADD
CGT
$B S$

B

BR (Code following \$END)
GS, GD
(Code following \$END)
\$WHILE
$>20$, GD
(Code following \$END) SWHILE
(Code following \$END) \$WHILE

GS, GD
(Code following \$ELSE) (Code following SEND)

GS, GD (Code following \$END)

GS , GD (Code following \$END)

GS,GD
(Code following \$END)

GS,GD
LABEL
$>80, G D$
(Code following SEND)
$\mathrm{GS}_{+1}, \mathrm{GD}$
$\mathrm{GS}_{3}, G D$
GS2, GD
(Code following SEND)
\$FOR+6
16. $S E O R G D=0 T O G$

SEND
17. $S F O R G D=G S D O N T O$

SEND
18. \$CASE VAR OP LABI, LAB2
19. \$GOTO LABEL
20. \$CALL LABET

|  | CLR | GD |
| :--- | :--- | :--- |
|  | $B$ | $\$+5$ |
| $\$ F C R+5$ | INC | GD |
| $\$+5$ | $C G I$ | $G S, G D$ |
|  | BS | (Code EOllowing SEND) |
|  | $B$ | $\$ F O R+5$ |

ST GS,GD

SFOR+6 DEC \$+5 CGE ER
B
CASE
ER LABI
BR

B

CALC
$\$+5$
G
GS,GD
(Code following send)
SEOR+6
VAR
LAB2
LABEL
LABET

Any number of Sprites from 1 to 32 can be set into motion in such a way that the direction and speeds of each Sprite are constant, and independent of each other. The MOTION byte in the STATUS BLOCK, which is normally 0 , is set by the programmer to the number of sprites he wants to be governed by auto-motion. If set to $N$, sprite ( 0 ) thru sprite (N-I) in the sprite Attribute $L$ ist are set in motion. The Sprites are moved by updating the $Y$ and $X$ pixel positions for each one in the sprite Attribute List.

A motion control block must be set up in VDP RAM prior to making the MOTION byte non-zero. This control block must begin at $>780$ in the VDP RAM. Four bytes are required for each sprite to be controlled:
byte 1: velocity in the vertical direction;
byte 2: velocity in the horizontal direction;
bytes 3,4: reserved for system use.
The velocity bytes are scaled in such a way that a value of 1 causes the sprite to move in that direction once every 16 frame refreshes (or $16 / 60$ second, about $\frac{1}{4}$ second). A value of 16 in a velocity byte causes a movement of one pixel every one-sixtieth of a second, or 60 pps. A positive $Y$ velocity causes downward motion, a positive $X$ velocity causes horizontal motion to the right. As an example, if the first two bytes are 1 and 8 , then every 16 frame refreshes the Sprite will move 1 pixel down and 8 pixels to the right. The motion will appear to be continuous.

For a complete example of sprite auto-motion, see sample program "SPRITES" on the following page.

PAGE




61440000

|  |  | 80 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 81 | * |  | SPRITE DESCRIPTOR BLOCKS |  |
|  |  | 82 | * |  | (SQUARE, DIAMOND, CIRCLE, TRIAN |  |
|  |  | 83 |  |  |  |  |
| 6146 | FFFFCO | 84 | SHAPE | DATA |  | SQUAF |
| 6149 | cococo |  |  |  |  |  |
| 614 C COCO |  |  |  |  |  |  |
| 614 E | cococo | 85 |  | DATA |  |  |
| 6151 COCOCO |  |  |  |  |  |  |
| 6154 FFFF |  |  |  |  |  |  |
| 6156 | FFFF03 | 86 |  | DATA | SFF, $\triangle F F,: 03,: 03, .203, .203, .203, .203$ |  |
| 6159030303 |  |  |  |  |  |  |
| 615 C 0303 |  |  |  |  |  |  |
| 515 E | 030303 | 87 |  | DATA | $\therefore 03, .03, .03,: 03, .203, \therefore 03,5 \mathrm{FF}, \mathrm{FFF}$ |  |
| 6161030303 |  |  |  |  |  |  |
| 6164 FFFF |  |  |  |  |  |  |
| 6166 | 010306 | 88 |  | DATA | $201,203,206,200,218,330,260,200$ | DIAMCi |
| 6169 OC1830 |  |  |  |  |  |  |
| 61606000 |  |  |  |  |  |  |
| 61OE | c06030 | 89 |  | DATA | , 3 c0, 260, 230,218, 200,206,203, 201 |  |
| 6171180000 |  |  |  |  |  |  |
| 61740301 |  |  |  |  |  |  |
| 6176 | 800060 | 90 |  | DATA | 280, 20, 260, 330, 218,200,206,203 |  |
| 617930180 C |  |  |  |  |  |  |
| $617 C 0603$ |  |  |  |  |  |  |
| $617 E$ | 03060 C | 91 |  | DATA | 203, $206,200,518,230,260,2 \mathrm{CO}, 280$ |  |
| 6181183060 ( 610 |  |  |  |  |  |  |
| 6184 COBO |  |  |  |  |  |  |
| 6186 | 071F3C | 92 |  | DATA | 207, $21 F, 23 C, \therefore 70,360, \therefore E 0,: 50,3 \mathrm{CO}$ | CIfu. |
| 6189706080 |  |  |  |  |  |  |
| $618 C$ COCO |  |  |  |  |  |  |
| 6195 | cocoeo | 93 |  | DATA | , $\mathrm{CO}, 2 \mathrm{CO}, 2 \mathrm{EO}, 260,270,230,91 F, 207$ |  |
| 619160703 C |  |  |  |  |  |  |
| 6194 1F07 |  |  |  |  |  |  |
| 6190 | EOFG3C | 94 |  | DATA |  |  |
| 6199060607 |  |  |  |  |  |  |
| $619 C 0303$ |  |  |  |  |  |  |
| 619 E | 030307 | 95 |  | DATA : | $203,203,207,206, \therefore O E, \therefore 3 C, \therefore F Q, \therefore E 0$ |  |
| G1A1 OGOESC |  |  |  |  |  |  |
| G1A4 F8EO |  |  |  |  |  |  |
| O1AG | 010103 | 96 |  | DATA : | , $201, .201,203,203,506,506,200,200$ | TRI ANGL |
| GLA9 030606 ( ${ }^{\text {a }}$ |  |  |  |  |  |  |
| GIAC OCOC |  |  |  |  |  |  |
| GIAE | 181830 | 97 |  | DATA | , 18, 218, 330, $30,260, \because 60,2 \mathrm{FF}, 2 \mathrm{FF}$ |  |
|  |  |  |  |  |  |  |
| 6184 FFFF |  |  |  |  |  |  |
| 6136 | 8080c0 | 98 |  | DATA | , $80,280, \therefore 60, \therefore 60,260, \therefore 60,230,330$ |  |
| 6169 C06060 |  |  |  |  |  |  |
| G1BC 3030 |  |  |  |  |  |  |
| $613 E$$61 C 1$ | 18180 C | 99 |  | DATA | 218,218, $200,: O C, 206,: 06,2 \mathrm{FF}, . \mathrm{FF}$ |  |
|  | 0c0606 |  |  |  |  |  |
| 6104 | FFFF |  |  |  |  |  |
|  |  | 00 |  | END |  |  |

```
ERRORS= 0
LENGTH= 454 (:O1CS)
```

The sound instruction allows the programmer to control the Sound Generator Chip (SGC) in the system console by means of a pre-defined table in GROM, or VDP RAM. Sound output is controlled by the table and the VDP interrupt service routine. A control byte at the end of the table can tell the interpreter to end sound output, or can cause control to loop back up in the table.

## Table Format

The format of the table is the same regardless of where it resides. The table consists of a series of blocks, each of which contains a series of bytes which are directly output to the SGC chip. The exact format of each block is:
(block size in bytes)
byte 1 to output to SGC;
byte 2
byte $\mathrm{N}_{1}$
Interrupt count (unsigned)
Since the VDp generates 60 interrupts per second, the inter rupt count is expressed in units of one-sixtieth of a second. When the $I / O$ instruction is called, upon the next occurring VDP interrupt, the first block of bytes is output to the SGC chip. The interpreter then waits for the requested number of interrupts (for example, if interrupt counts are 1 , every
interrupt causes the next block to be output). Remember that interpretation of GPL continues normally while the $S G C$ control is enabled.

The sound control can be terminated by using an interrupt count of 0 in the last block of the table. Alternatively, a primitive looping control is provided by using a block whose first byte is 0 , and the next 2 bytes indicate an address in the same memory space of the next sound block to use. If the first byte is hexidecimal $F F$, the next two bytes indicate an address in the other memory space. These allow switching sound lists from GROM to VDP or VDP to GROM. By making this the beginning of the entire table, the sound sequence can be made to repeat indefinitely.

To initiate sound use the $I / O$ instruction:
I/O GS, 0 for list in GROM
or I/O GS,I for list in VDP RAM, e.g. I/O @FAC, I
The GS points to two-byte block in CPU RAM which contains the address of the sound list.

GPL can also check for completion of an executing sound list by testing whether location $>83 C E D C E$ in GPL) in CPU RAM is equal to 0 (this byte is a down-counter and is 0 only after table-driven execution is completel. Additionally, the address of the sound block currently executing is in CPU RAM locations $>83 \mathrm{CC}$ and $>83 \mathrm{CD}$.

Executing a sound list while table-driven sound control is already in progress (Erom a previous sound list) causes the old
sound control to be totally supplanted by the new sound instruction.

## Sound Generator CHIP (SGC) Control Summary

The SGC has 3 tone (square wave) generators - 0,1 , and 2 all of which can be working simultaneously or in any combination. The frequency (pitch) and attenuation (volume) of each generator can be independently controlled. In addition, there is a noise generator which can output white or periodic noise.

Attenuation Control (for generators 0,1,2 or 3)
One byte must be transmitted to the SGC:

$$
\begin{gathered}
++++\quad+\quad+\quad+\quad+\quad+ \\
/ 1 / R E G \# / 1 / \mathrm{A}
\end{gathered}
$$

REG\# = register number ( $0,1,2,3$ );
$A=$ attenuation/2

$$
\text { (e.g. } \begin{aligned}
A=0000 & =0 \mathrm{db}=\text { highest volume; } \\
\mathrm{A}=1000 & =16 \mathrm{db}=\text { medium volume; } \\
A=1111 & =30 \mathrm{db}=0 f f .)
\end{aligned}
$$

examples: 1101 0000: turn on gen. \#2 to highest volume; 1 ll lill: turn off noise generator (\#3).

You should not use all three tone generators at maximum attentuation at once.

Frequency Control (for generators 0,1,2)
Two bytes must be transmitted to the SGC to control the frequency of a given register. To compute the number of counts from the frequency $f$, use:

$$
\mathrm{N}=111860 / \mathrm{f} ;
$$

byte $1:$ byte 2:
$+\quad+\quad+\quad+\quad+\quad+\quad+\quad+\quad+\quad+\quad+\quad+\quad+\quad+$ $/ 1 / R E G \# / N(1 s 4 b i t s) / / 00 / N(m s 6 b i t s) /$ Note that $N$ must be split up into its least significant 4 bits and most significant 6 bits (10 bits total).

The lowest frequency possible is 110 Hz and the highest is $55,938 \mathrm{Ez}$.

Noise Control
One byte must be transmitted to the SGC:
$+\quad+\quad+\quad+\quad+\quad+\quad+$ $/ 11 \mathrm{I} 0 / 0 / \mathrm{T} / \mathrm{S} /$
$T=0$ for white, 1 for periodic noise;
$S=$ Shift rate $(0,1,2,3)=f r e q u e n c y ~ c e n t e r ~ o f ~ n o i s e . ~$ $S=3=$ Erequency dependent on the frequency of tone generator 3 .

For more information on controlling the $S G C$, see the TMS9919 SGC Specification.

Creates a Falling Sound (High to Low)
SOUND EQU >00
DTEMPI EQU >02
TR EQU >79
MUSIC EQU $>400$
Move 8 bytes from ROM(*DROP) to RAM(MUSIC)
DST >0039, @DTMPI $>39=$ Highest possible frequency
@DTEMPl = 2-byte temp area

DST MUSIC, ©SOUND (Music is a constant of $>400$-could'be anywhere in RAM

| B01 | DST | QDTEMP1, RAM(MUSIC+1) |  |
| :---: | :---: | :---: | :---: |
|  | DSRC | RAM (MUSIC +1 ), 4 |  |
|  | SRL | RAM (MUSIC+1), 4 |  |
|  | OR | $\& 10000000$, RAM (MUSIC+1) |  |
|  | I/O | @SOUND,1 | QSOUND $=2$-byte area for ADDR |
|  | CLR | @TR |  |
| B02 | CZ | @TR |  |
|  | BS | B02 |  |
|  | DINC | @DTEMP1 |  |
|  | DCGE | >0200, @DTEMP1 | >0200 $=$ Lowest frequency played |
|  | BR | B01 |  |
|  | DST | \#ENDROP, ESOUND | *Turns sound off |
|  | I/O | esound, 0. |  |
|  | B | \$ |  |

DROP DATA $3,>00,>00,>00,>92,1$
ENDROP DATA $1,>9 F, 0$

A similar routine could be implemented to create a rising sound by storing a low frequency in DTEMPl to begin with, do a DDEC to DTEMPl and a compare low with a high frequency value.
CREATES AN EXPLOSION SOUND
DST
\#EXPL, ESOUND
B $O$
OSOUND, 0

EXPL DATA 2, >EO, >F2, 5
DATA 2, >EO, >FO, 18
DATA 2, >EO, >F1, 16
DATA 2, >EO, >F2, 14
DATA $2,>E O,>E 3,12$
DATA 2, >EO, >F4, 10
DATA 2, >E1, >F5, 9
DATA 2, >E1, >E6, 8
DATA 2, >EI, >F7, 7
DATA 2, >E1, >F8, 6
DATA 2, >E1, >F9, 5
DATA 2, >E2, >FA, 4
DATA 2, >E2, >FB, 3
DATA 2, >E2, >EC, 2
DATA 2, >E2, >ED, 1
DATA 2, $>E 2,>E E, 1,1,>E F, 0$

As mentioned in section 4 of this manual, the SCAN instruction is used to poll the state of the handsets and keyboards on the system. The byte REYBRD in the STATUS BLOCR is used by the SCAN instruction to determine which peripheral device to look at, as well as how to interpret the results.

Presently, the following peripherals are supported by the SCAN instruction:

- 40-KEY KEYBOARD (KEYBRD $=0$ ):

When scanning this keyboard, only the bytes KEY, and the COND bit are affected. The layout of the keyboard and the codes returned by each key are shown in figures D. 1 and D.I.A. If more than one key.is depressed at a given time, only one key will be read.

- REMOTE HANDSETS (REYBRD $=0,1,2,3,4$ )

See Figures D.2, and D.2.A for keycodes assigned to the Remote Handsets. Note that if REYBRD $=0$, Handsets 1 and 2 are assumed to be adjacent to each other and thus simulate the 40 -key keyboard. If $\mathrm{KEYBRD}=1,2,3$ or 4, the correspondingly numbered handset is scanned; in addition, the joystick is scanned, and each of JOYY and JOYX will get a value returned in them ranging from -7 to +7 , depending upon the amount of deviation from the neutral position in the $Y$ and $X$ axes respectively.

- REMOTE REYBOARD (KEYBRD = 5)

Remote handsets 3 and 4 can be mapped into a $40-k e y$ keyboard in the same manner as handsets 1 and 2.

- WIRED RANDSETS (KEYBRD $=1,2$ ):

See Table D. 3 for keycodes assigned to this type of handset. The joystick behaves similarly to the remote handsets except that the range of JOYY and JOYX is limited to values of $-4,0$, or +4 . These values were chosen to make the remote and wired joysticks as compatible as possible. Note there is a pushbutton mounted on the joystick. This button is electrically and logically the same as the key corresponding to keycode >c. The console keyboard may be used to simulate two $20-k e y$ keypads for the wired handsets. Note that if the joystick pushbuťon is depressed, it will always be recognized, as it has the highest priority. The depression of more than 2 keys causes undefined values to be returned.

Since the GPL program is not immediately alerted that the state of a handset has altered, it is necessary to regularly scan the handsets, if input from them is desired. The COND bit in the status byte is set only the first time a given key is found depressed. If the same key is found depressed on successive scans, the successive calls to SCAN reads the keycode properiy, but resets the COND bit. Thus in applications like the above, where we wish to recognize fresh keystrokes only, the following code sequence can be used:

The above code causes GPL to loop until a fresh keystroke is seen.

In order to debounce the Fire button a routine must be implemented to make sure it has been lifted before it is detected as being down again. An example of this routine would be:

SCANIT
SCAN
\$IF @REY .EQ. @OLDREY THEN
B SCANIT
\$ELSE
ST EKEY, @OLDKEY
(operate on KEY)
SEND
B SCANIT

FIGURE D. 1
CONSOLE KEYBOARD


FIGURE D.1.A

CONSOLE KEYBOARD HEXDECIMAL-CODE ASSIGNMENTS

| (21) | (40) | (23) | (24) | (25) | (27) | (26) | (2A) | (28) | (29) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 30 |


| (05) | (0E) | ( 08 ) | (06) | (07) | (3E) | (5F) | (2D) | (2B) | (22) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 51 | 57 | 45 | 52 | 54 | 59 | 55 | 49 | 4 F | 50 |



| SHF | (0F) 5A | (0A) 58 | $(02)$ 43 | (0C) 56 | (3F) 42 | $(3 A)$ $4 E$ | (3B) | (2C) 2E | ( $\begin{gathered}(00) \\ 00\end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

$\square$


NOTE 1: Hexidecinal numbers in parenthesis correspond to keycodes returned by console system software.

CONSOLE KEYBOARD MAPPED AS TWO HANDHELD UNITS

| $\begin{aligned} & \text { CLR } \\ & (>13) \end{aligned}$ | 7 (7) | 8 (8) | 9 $(9)$ | $\stackrel{\div}{\square}(>0 A)$ | CLR $(>13)$ | 7 (7) | 8 (8) | 9 $(9)$ | $\because$ $(>O A)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |




| NEXT ( $>10$ ) | STOP. ( $>0 \mathrm{~F}$ ) | 0 $(0)$ | $E=$ $(>O E)$ | YES+ ( $>0 \mathrm{D}$ ) | NEXT $(>10)$ | STOP. ( $>0 \mathrm{~F}$ ) | 0 (0) | $E=$ $(>0 E)$ | YES + ( $>0 \mathrm{D}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |



## TABLE D. 3 <br> JOYSTICR CODES

| HEXIDECIMAL |
| :--- |
| OODE |

7
4*
1
0
$>$ EF (-I)
>FC* (-4)
$>$ F9 (-7)
$>F 8$

POSITICN
(BORIZONTAL)

Full Right
Medium Right
Near Right
Center Off
Near Left
Medium Left
Full Left
Illegal

Y POSITION (VERTICAL)

Full Up
Medium Up
Near Up
Center Off
Near Down
Medium Down
Full Down
Illegal
*These codes to be returned if joystick has only single bit resolution in any direction.

JOYSTICK CODES

## Example

Full Right and Medium Down 7,>FC


The VDP provides a bit in the VDP status register that is set whenever any Sprites are in coincidence with one another (in this instance, coincidence means that they overlap by at least one pixel of foreground). From GPL, this bit is most easily checked by the instruction:

## CLOG $\mathbf{>} \mathbf{2 0 , 0 \text { QSTAT }}$

The VDP Status byte in CPU RAM is copied from the VDP Status register every frame interrupt; the third bit is the sprite coincidence bit.

The COINC instruction in GPL allows the user to check for coincidence between any 2 objects. These may be 2 sprites, a Sprite and another object, or any 2 generalized objects. The strict definition of coincidence can be dictated by a bit table the user must provide in GROM; one might desire coincidence to be true when the objects just touch, or a one dot overlap may be required. Or perhaps coincidence may be true only when object 1 overlaps object 2 exactly.

Coincidence statements must be followed by a one-byte mapping value, plus a 2-byte address pointing to a table in GROM. Mapping $=0$ gives the highest resolution coincidence checking, but requires the largest table. Mapping $=1$ yields a table of $\frac{1}{4}$ the size; however, coincidence errors of $\pm 2$ pixels are possible. Mapping $=2$ yields one-sixteenth the table size but can have errors of $\pm 4$ pixels.

Let an "object type" be a set of identical objects. Then 2 sprites which have identical dot patterns are actually of the
same object type. To detect coincidence between objects of 2 types (may be the same type) a unique table for this type combination is necessary.

Coincidence screening is done on 2 levels. The first, range checking, involves looking at the distance between the objects as well as their individual dimensions (in pixels). If they are out of range, coincidence is terminated by resetting the condition bit and terminating. If in range, a table lookup is used to determine coincidence. The delta-y and delta-x are found; using them as indices, a bit is read from the table. If it is a 1 , coincidence is true, and the cond bit is set; otherwise coincidence is false. Remember that a unique table is required for each combination of object types; e.g. for 2 object types, say girls and boys, three tables are required for complete coincidence detection:

$$
\begin{aligned}
& \text { - girls : girls } \\
& \text { - girls : boys } \\
& \text { - boys : boys }
\end{aligned}
$$

Coincidence must always be called with its arguments in the same order that the table was constructed for.

## CONSTRUCTING COINCIDENCE TABLES FOR MAPPING $=0$

Let $V_{1}$ and $H_{l}$ be the dimensions of object type $I$ in pixels (for irregular objects, these are the dimensions of the circumscribing rectangle). Likewise, let $\mathrm{V}_{2}$ and $\mathrm{H}_{2}$ be the vertical and horizontal dimensions of object type 2 . Let $Y_{1}, X_{1}$
be the dot position of object type one, and $Y_{2}, X_{2}$ the same for object type 2 (the origin is at the top left of the $T V$ screen; object position is the position of the top left dot of the circumscribing rectangle).

Then let $D Y$ be $Y_{1}-Y_{2}$, and $D X$ be $X_{1}-X_{2}$. Then $D X, D Y$, $\mathrm{V}_{1}, \mathrm{H}_{1}, \mathrm{~V}_{2}, \mathrm{H}_{2}$, and the object shapes completely specify whether coincidence is true or not. See Figure E.l (page E-6).

Imagine object 2 fixed in one place on the screen, and object 1 mobile. It is not hard to see that after object 1 is more than $H_{l}$ dots to the left of object 2 , coincidence is no longer possible. Similarly after it is more than $H_{2}$ dots to the right of object 1 , coincidence is not possible. Applying the same logic to the vertical axis, we arrive at the rules for the range check:

$$
\begin{aligned}
& -\mathrm{H}_{1} \cdot \mathrm{LE} \cdot \mathrm{DX} \cdot \mathrm{LE} \cdot \mathrm{H}_{2} \\
& -\mathrm{V}_{1} \cdot \mathrm{LE} \cdot \mathrm{DY} \cdot \mathrm{LE} \cdot \mathrm{~V}_{2} ;
\end{aligned}
$$

After finding $D X$ and $D Y$ to be within this range, they are used to compute a unique bit index into the bit table:

$$
\text { INDEX }=\left(D X+H_{1}\right)+\left(D Y+V_{1}\right) *\left(H_{1}+H_{2}+1\right) .
$$

The bit table is most easily visualized as seen in Figure E. 2 (page E-6). This table is then encoded by bytes; starting at the top left, working to the right, then going to the second row and repeating.

The easiest way to manually construct a bit-table is to draw object 2 on graph paper, letting each square represent a pixel. Then cut out object 1 from another sheet. Starting with object 1 at the top left corner of object 2 (circumscribing
rectangles just touching), move it to the right, generating a 1 or a 0 each movement. An example is shown in Figure E. 3 (page E-7). Then repeat the same with object 1 down by one dot. This technique is repeated through the row in which object 1 is just touching the bottom of object 2 .

The table in GROM requires a 4 byte header. The exact structure is:


In the example from Figure E.3, we have
EXAMP DATA 4
DATA 5
DATA 2
DATA 2
DATA $>73,>\mathrm{FF},>\mathrm{FF},>\mathrm{FF} \quad$ (2 scrap bits at end);

## HIGHER MAPPING VALUES

By specifying MAPPING values greater than 0 , one can make the bit table more compact; however, accuracy of detection suffers. In the case of MAPPING =I, instead of a one-to-one mapping of $D X, D Y$ pairs onto bits of the table, 4 combinations of DX,DY all map into one bit. Thus the bit table is smaller, but it is necessary to lose detection resolution.

To constructile for MAPPING $=1$, construct a magnification 0 tifirst (see Figure E. 4 (page E-8); note that the objects ot shown in this example). Then draw $2 \times 2$ boxes on the table,ting at the box corresponding to $\mathrm{DX}=0,1$, $D Y=0,1$. A new tablthen constructed; each group of 4 bits in a box are compacted to one bit. Note that:
-small $2 \times 1$ bon the edges reduce a single bit;
-the single bould reflect the predominant value of the cluster:
-in the cases ones and 2 zeros, the user has a choice, depending one wants coincidence to predominate.

To make a talf MAPPING $=2$, do the same process, but make $4 x 4$ boxes on tlimensional table (the first box is at DX $=0,1,2,3, D Y=0$ ). Note that resolution of coincidence suffers greatly becaow we have 16 combinations of $D X$ and $D Y$ mapping into one bit

The concept ePING lends itself well to changing the magnifications of sf. If a MAPPING $=0$ table is designed for two mag 0 sprithe same table can be used for checking coincidence when ma! by merely calling COINC with MAPPING= 1. Remember though coincidence resolution goes down.

Note that any:t can be used in coincidence detection; all that is requir that $a y, x$ byte pair exists in the VDP RAM for that objectete also that the object can be purely fictitious as far a!TV screen is concerned.

figure e. 1

$$
\begin{aligned}
& D Y=-1 \\
& D X=-2 \\
& V 1=3 \\
& H 1=4 \\
& V 2=3 \\
& H 2=2
\end{aligned}
$$



FIGURE E. 2

generated 011100

GENERATED 111111
generated 1111111
generated 1111111


DX

FIGURE E. 3

|  | -3 | -2 | -1 | 0 | 1 | 2 | 3 | 4 | 5 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -6 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| -5 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| -4 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| -3 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| -2 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| -1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
|  | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 3 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |

FIGURE E. 4

TABLE: DATA 4
dATA 5
dATA 6
DATA 3
DATA > PF, $>$ BF,
$>E F,>B C$

APPENDIX $F$ I/O INSTRUCTION
The I/O instruction is used to controi a variety of input-output devices including cassettes, speech, sound, and CRU.

The format of the $I / O$ instruction is:
I/O GS, IMM
where
GS is the address of a list whose format depends on the value of IMM.

IMM specifies what type of input-output currently supported values of IMM are:

$$
\begin{aligned}
& 0=\text { Sound in GROM } \\
& 1 \text { = Sound in VDP RAM } \\
& 2 \text { = CRU input } \\
& 3 \text { = CRD output } \\
& 4 \text { = Cassette write } \\
& 5 \text { = Cassette read } \\
& 6 \text { = Cassette verify }
\end{aligned}
$$

The format of the list specified by GS for sound $I / O$ instructions is given in Appendix $C$.

The format of the lists for CRO output is the same. GS points to a 4 byte block in CPO RAM. The format of the block is: bytes 0 and 1 - CRD base address. The interpreter will double this for you since the 9901 ignores the least significant bit of the base register.
byte 2 - The number of bits to input or output (1-16)

$$
F-1
$$

- A pointer to a one or two byte area in CPO RAM to write from or read to. If the number of bits to read or write is greater than 8 then this address must be even.

The CRD data to be written should be right justified in the byte or word. The least significant bit will output to or input from the CRU address specified by the CRU base address. Subsequent bits will come from or go to sequentially higher CRU addresses. If the $C R D$ input reads less than 8 bits, the unused bits in the byte are reset to zero. If the CRU input reads less than 16 but more than 8 bits, the unused bits in the word will be reset to zero.

The three different cassette $I / O$ instructions use the same list format. This list must be in CPU RAM. bytes 0,1 - are the length of the data transfer (or the number of bytes to verify). This length is rounded up to the nearest multiple of 64 .
bytes 2, 3 - are the source or destination address in VDP RAM or the address of the bytes to verify the tape.

The read and write instructions physically perform $I / O$ to the cassette. The verify instruction will read a tape and compare it, byte for byte, against what is in the specified VDP RAM area. It will set the status in CPU RAM location >7C if any differences are detected.

The $I / O$ instructions for cassette will not generally be used by the application programs. There is a cassette program written in GPL that should be used by the application programs. This program will uniformly request the user to perform certain manual operations necessary to the operation of the cassette. This cassette program is described in Appendix I.

When the Text Mode bit (bit 4) in VDP register ${ }^{4} 1$ is set, 40 -character mode is selected. The screen is $40 \times 24$ characters with each character being 6 x 8 dots. The Pattern Name Table is now 960 bytes long and is in locations $0->3 B F$ in VDP RAM. Each byte in the Pattern Name Table corresponds to a pattern position on the screen $(0->27$, first row; $>28->4 F$, second row; etc.). The pattern numbers are still 0-255, corresponding to VDP $>800$ $->F F F$, but in text mode the last 2 bits of each byte in the patterns are ignored, making the $6 \times 8$ dot patterns. The only means of changing the screen in text mode is to write the pattern numbers to the Pattern Name Table position. There is not a color table to use with text mode. The only way to give color to the patterns is by loading VDP (7) with the foreground/background combination desired.
 the multicolor mode is selected. Each $8 \times 8$ dot patern on the screen is now divided into four quadrants (4 x 4 dots each). Each quadrant must be given a nybble assignment in the pattern generator block before gou can use multicolor mode correctly. The nybbles used in the pattern generator block are from RAM 800 thru DFF. The nybble assignments are made with a format statement as follows:

HOME
FMT $4\left('>00,>01,>02 \ldots>I F^{\prime}\right), 4\left('>20,>21,>22 \ldots>3 F^{\prime}\right)$, $4\left(^{\prime}>40,>41,>42 \ldots>5 F^{\prime}\right), 4\left({ }^{\prime}>60,>61,>62 \ldots>7 F^{\prime}\right)$, $4\left(^{\prime}>80,>81,>82 \ldots>9 F^{\prime}\right) \quad 4\left(\prime>A O,>A 1,>A 2 \ldots>B F^{\prime}\right)$

This format statement puts 24 rows of 32 characters in the Pattern Name Table (VDP RAM $>0->2 F F$ ), but it puts 48 rows of 64 characters on the screen (each byte in the PNT corresponds to a $2 \times 2$ block of $4 \times 4$ dots on the screen) VDP RAM locations 0 , $>20,>40$, and $>60$ all have the value 0 , but RAM ( 0 ) uses the nybbles at $>800$ and $>801$; RAM $(>20)$ uses the nybbles at $>802$ and $>803$; RAM ( $>40$ ) uses the nybbles and $>804$ and $>805$; 'RAM ( $>60$ ) uses the nybbles at $>806$ and $>807$.

The value in each byte of the PNT is the number of the character in the Pattern Generator. Although each character in the pattern Generator consists of 8 bytes, the system has a pointer for each byte in the PNT which tells it which two bytes of that charater it uses to color the quadrants. The nybbles in these two bytes are used as follows:

- The first byte's MSN describes the upper left quadran''s color
- The first byte's LSN describes the upper right quadrant's color
- The second byte's MSN describes the lower left quadrant's color.
- The second byte's LSN describes the lower right quadrant's color.

Figure G.I shows the ranges of $X P T$ and $Y P T$ and the $V D P$ nybble assignments. As you can see from this drawing there is a type of indexing of the bytes in an 8-byte pattern generator block which corresponds to YPT. For example:

| 0 | $0,8,16,24,32,40$ |
| :--- | :--- |
| 1 | $1,9,17,25,33,41$ |
| 2 | $2,10,18,26,34,42$ |
| 4 | $3,11,19,27,35,43$ |
| 5 | $4,12,20,28,36,44$ |
| 6 | $5,13,21,29,37,45$ |
| 7 | $6,14,22,30,38,46$ |

When XPT is even, then MSN of each byte is used; and when XPT is odd, the LSN of each byte is used.

After the screen has been initialized with the format statement as described above, bit 1 of CPU RAM location $>F D$ must be set. Once this bit is set, you cannot use format statements to change the screen. All changes to the screen must be done by setting XPT and YPT to specific values and storing the color you wish for that block in the character buffer (CB - CPU RAM > 7D). For example, the instructions:

$$
\begin{array}{lc}
\text { ST } & 37,0 \mathrm{OPT} \\
\text { ST } & 13,0 \mathrm{OPT} \\
\text { ST } & 4, \mathrm{QCB}
\end{array}
$$

would put a $4 \times 4$ dot block of color blue 2 at the specified place on the screen and also put a 4 in the right nybble of $V D P$ RAM (>995). A store in $C B$ does not affect the PNT since the values from the initial format statement are the only ones which allow MCMD to work correctly.

$$
G-3
$$

The ALL instruction may be used in this mode to change screen. For example:

ALL >24
will look at VDP RAM (>920->927) and fill the screen with th. colors in $2 \times 8$ blocks of $4 \times 4$ dots. It will also store $>24$ VDP RAM ( $0->2 F F)$. Since the ALL instruction changes the val in the PNT, before successful use of MCMD can be made, programmer must reset bit 1 of CPU RAM location $>P D$ re-initialize the screen with the format statement above. T set bit 1 at location $>F D$ and proceed as above with a store CB of a color.


Each GROM or ROM that contains programs that may be accessed by programs outside of that $R O M$ or GROM need a header. There are 6 types of programs currently defined. They are power up, user application, device service, subroutine links BASIC subprogram libraries, and interrupt service programs. Every type of program except user application programs, BASIC subprogram libraries, and interrupt service routines can be in either ROM or GROM. User application programs and BASIC subprogram libraries can only be in GROM. For every type of program in a GROM or ROM, there is a chained list of program headers. The first program header of each type is pointed to by an entry in the GROM/ROM header. GROM/ROM headers must be located at the beginning of a GROM or ROM. Program headers can be located anywhere. Within a multi-GROM package the GROM headers and program headers may be in the same or different GROMs. Table H.l shows a GROM/ROM header and Table H .2 shows a program header.

## 1. SYSTEM INITIALIZATION

The monitor will start every application program with all of RAM in a defined state. CPU RAM will be zeroed except for $>70$ through $>81$. Location $>70,>71$ contains the highest address in VDP RAM. Location $>72$ will contain $>9 E$ and is the data stack pointer. Location $>73$ (the subroutine stack pointer) is initialized to $>7$ E. Location $>74$ is zero. The other Iocations ( $>75$ to $>81$ ) have undefined values.

TABLE H. 1
GROM HEADER

| LOCATION | SIZE | CONTENTS |
| :---: | :---: | :---: |
| 8000 | byte | > AA valid identification' |
| 8001 | byte | version number |
| 8002 | byte | number of program |
| 8003 | byte | reserved |
| 8004 | word(2 bytes) | address of first power up routine header |
| 8006 | word | address of first user program header |
| X008 | word | address of first DSR header |
| 800A | word | address of first subroutine link header. |
| 800C | word | address of first interrupt link |
| 800E | word | address of first BASIC subprogram libraries |
| The addr header i programs should be | s of any prog there are no ad verison nu sed for future | am types should be 0 in the GROM/ROM programs of that type. The number of ber are not currentiy being used but expansion. |

TABLE H. 2
PROGRAM HEADER

SIZE CONTENTS
word pointer of next program header of the same program type ( 0 if end of list)
word entry address of program
byte number of characters in program name (N)
N. bytes

ASCII character representation of program name

VDP RAM will have the $6 \times 8$ character set loaded. The VDP registers will be set for the standard locations (see Table 3.4, page 3-14). The screen will be blanked and the color table will contain all >17. All the rest of VDP RAM will be zeroes.

## 2. POWER-UP ROUTINES

The monitor initializes the system by calling power-up routines. It searches peripheral ROM and GROM headers for power-up routine addresses and executes them as it finds them. After each power-up routine is executed, a search is made for the next one. When there are no more power-up routines found, the console power-up routine is invoked. This routine puts up the initial screen and menu and calls the selected program. The selected program is started with the system initialized as described in section 1.

Each ROM power-up can use RO - R10. R12 will be set up with the proper CRO address to address the attached peripheral's CRU. The ROM power-up routine should end with a INCT Rll and a B *RIl to return to the system.

GROM power-up routines are called from GPL. They can be located in any slot of the library peripheral. They may not use subroutine links or call DSR's.

Power-up routines can use CPO RAM $>4$ to $>71$ for whatever it needs. They may also use all of $V D P$ RAM. They must not change the data or subroutine stack pointers upon return to the monitor.

Subroutines and DSR's may be called through the monitor. The monitor is passed the name of the routine in VDP RAM. The name location in VDP RAM is pointed to by a 2-byte value in CPU RAM >56. The VDP locations contain a one-byte count of the number of characters in the name followed by the ASCII representation of the name with a"." (period) and some more characters. This may be repeated any number of times. The routine name the monitor uses consists of the string up to the first period, if any. The routine itself is called by

| CALL | LINR | LINR EQU $>10$ |
| :--- | :--- | :--- |
| DATA | BYTE |  |

where byte is 8 for a DSR and $>A$ for a subroutine link. The subroutine or DSR should return by

$$
\text { CALL } \quad \text { RETN } \quad \text { EQU }>12
$$

If the routine is in ROM, Rl will contain a version number starting with l. Every time a routine is found with the right name, Rl is incremented. This enables a routine to determine its position relative to other routines of the same name. If the version number is wrong, the routine should $B$ *RIl without changing any registers. If the routine is executed, it should return by incrementing RII by 2 , moving a $>12$ to the top of the subroutine stack overwriting the address that is there, and branching indirect on Rll. Registers RO - RlO can be used. Rll has the return address for ROM code and Rl2 will be pointing to the peripheral CRU space.

For GROM programs, the subroutine or DSR may reside in another library peripheral slot. The subroutine or DSR calls may be nested. Each GROM subroutine or DSR call takes 4 bytes of subroutine stack. ROM subroutines and DSR's called through the monitor may not be nested.

## 4. GENERAL SUBROUTINES PROVIDED BY THE MONITOR

The monitor provides a group of subroutines that are of general use in many applications. These include mathematical functions, character sets, certain sounds, and application exit. The mathematical functions are described in Appendix $K$.

There are two routines to load VDP RAM with either a $6 \times 8$ or $5 \times 6$ character set. They are called by:

CHRI EQU >16
CALL CHRI (6 x 8 characters)
CHR2 EQU >18
CALL CHR2 (5 x 6 characters)
When they are called, CPU RAM location $F A C$ should be pointing to the VDP RAM location of the first character (space). There are two routines that give positive and negative acknowledge tones. These are used primarily for acknowledging good and invalid key pushes. The two routines are called by:

TONI EQU $>34$
CALL TONI (positive acknowledge)
TON 2 EQU $>36$
CALL TON2 (negative acknowledge)

An application program may exit and return to the monitor by:

## EXIT

This instruction causes a software reset of the system. All power-up routines are executed and the initial screen displayed. This should not be confused with a hardware reset.

BIT REVERSAL ROUTINE $>3 B$
Purpose: Provide a quick way to formmirror image bytes in VDP RAM

Input: $\quad$ FAC address of data in $V D P$ (CPU RAM location $>4 \mathrm{~A}$ )

FAC+2 number of bytes to reverse
Call:
BITRVR EQU >3B
CALL BITRVR
Qutput: Every byte in VDP RAM from thefirst address pointed to by FAC to the byte pointed to by the address + numbers of bytes in $F A C+2$ is bit reversed. This means bits 0 and 7 are exchanged, bits 1 and 6 are exchanged, bits 2 and 5 are exchanged, and bits 3 and 4 are exchanged to give a mirror image of the byte.

Exceptions: None
Side Effects: CPU RAM from >00 to $>40$ will be destroyed.

$$
\mathrm{H}-\sigma
$$

## DEFINITION

A file consists of a collection of data groupings called logical records. This division of the file into logical records does not necessarily correspond to the physical division of data on the medium (like a block on a disk). Thus, there are two types of records:

- Logical records - the data grouping of a file as seen by the BASIC interpreter or other application programs.
- Physical records - the buffers physically transferred between memory and medium.

File $I / O$ from a program is done on a logical record basis. The manipulation of physical records is done by the DSR.

For relative files, the logical records are fixed length. This enables the system to easily locate the physical position of a logical record, relative to the beginning of the file.

Sequential files allow variable length logical records.
When a file is created, the logical record size must be specified. For relative record files this size must be exact. For sequential files the specification is optional. If specified, the logical record size is used as an upper limit for any logical record size of that file.

The physical record size for any medium is specified within the DSR and is implementation dependent.

A file is opened for a specific mode of operation, specified in the OPEN I/O call. The three modes of operation are: - INPUT - the contents of the file may be read, but they may not be altered.

- OUTPUT - the file is being created. It's contents may be written but not read.
- APPEND - new data may be added at the end of the file, but the contents of the file may not be read.

This is the same on the cassette as output mode.
Each DSR decides whether or not a specific mode for an $1 / 0$ operation can be accepted by the corresponding device.

## IMPLEMENTATION

As mentioned, the DSR's should present a uniform interface between the File Management System and the peripherals. This section will give implementation details on this interface.

## PERIPHERAL ACCESS BLOCK DEFINITION

All DSR's are accessed through a so called Peripheral Access Block (PAB). The definition for these PAB's is the same for every peripheral. The only difference between peripherals is that some peripherals will not support every option provided for in the PAB.

All PAB's are physically located in VDP RAM. They are created before the OPEN call, and are not to be released until the I/O has been closed for that device or file.

Figure I.l. (page I-6) shows the layout of a PAB. The PAB has a variable length, depending upon the length of the file descriptor.

The meaning of the bytes and bits within the $P A B$ is:
BYTE BIT

## MEANING

0 - I/O opcode - contains opcode for the current 1/O-call.

1 - Flagbyte/status - all the information the system needs about file-type, mode of operation, and data-type, is stored in this byte. The meaning of the bits within this flagbyte is (bit 7 is most significant bit, bit 0 is least significant bit).

0
Filetype - indicated file-type 0 = Sequential file 1 = Relative record file Cassettes are always sequential.

1-2 Mode of operation - indicates operation mode file has been opened for: $00=$ UPDATE $01=$ OUTPUT $10=$ INPUT

11 = APPEND
Cassette DSR does not support update or append.

## MEANING

3

4

5-7 Errorcode - these three bits indicate, in combination with the $I / O$ opcode, the error type that has occurred ( $0=$ no error).

2-3 - Data buffer address - address of the data buffer the data has to be written to or read from. The buffer is always in VDP RAM.

4 - Logical record length - indicates the logical record length for fixed length records, or the maximum length for a variable length record (see flagbyte). It is rounded up to the next highest multiple of 64 .

5 -
Datatype - indicates type of data stored in the file. DISPLAY type data comprises standard ASCII data. INTERNAL type data is implementation dependent.
$0=$ DISPLAY
$1=$ INTERNAL
Recordtype - indicates type of record used.
$0=$ Fixed length records
1 = Variable length records

Character count - number of characters to be transferred in write mode, or the number of bytes actually read in read mode. It is used by the cassette DSR only for reads and writes.

6-7 - For cassettes, the record number is used for the number of bytes to load or save. This number must be larger than the number of bytes on the cassette record. This number is rounded up to the nearest multiple of 64 by the cassette DSR.

8 Screen offset - offset of the screen characters in respect to their normal ASCII value. This is used if your characters are not at the default positions in VDP RAM. It enables the cassette DSR to use your character set for messages. The cassette DSR messages look best using the small character set.

9 - Name length - length of the file descriptor following the PAB.

10+ - File descriptor - devicename. The length of this descriptor is given in byte 9. There are two valid names for cassettes:

CSI - cassette unit 1
CS 2 - cassette unit 2


FIGURE I. 1 PAB LAYOUT

This section describes the valid opcodes that can be used in the $P A B$. These valid opcodes are shown in Table I. 2 (page I-6) The following section will describe the general actions caused by an I/O-call with each of the I/O-opcodes. Each I/O-call returns any error-codes in the FLAG/STATUS byte of the PAB.

| OPCODE | MEANING |
| :--- | :--- |
| 00 | OPEN |
| 01 | CLOSE |
| 02 | READ |
| 03 | RRITE |
| 04 | SESTORE/REWIND (nOt supported) |
| 05 | DELETE FILE - NO OPERATION |
| 06 | FCOR CASSETTE |
| 07 | CASSETTE |
| 08 | END OF FILE TEST (nOt supported) |

[^0]The OPEN operation should be performed before any data transfer operation. The file remains open until a CLOSE operation is performed. The mode of operation for which the file has to be OPENed should be indicated in the flag byte of the PAB. In case this mode is OUTPOT, APPEND or INPUT, the record length (64) is returned in byte 4.

An OPEN operation must be performed before any other operation except LOAD or SAVE. Consistent use of OPEN and CLOSE is recommended for all files and devices; however, neither the OPEN nor the CLOSE operation is required for devices.

## Close

The CLOSE operation informs the DSR that the current I/O sequence to that DSR has been completed.

After the CLOSE operation, the PAB is no longer needed, so it can be released. As long as no CLOSE operation is performed on an active $P A B$, this $P A B$ has to be preserved.

Read
The READ operation reads a record from the selected device and stores the bytes in the specified buffer. The buffer address is specified in $P A B$ entry 2 and 3 , and the buffer size is specified in PAB entry 4 . If the length of the input record exceeds the buffer size, the record is not read and an error is returned.

Write
The WRITE operation writes a record to the specified device from the buffer specified in the PAB. The number of bytes to be written is specified in byte 5 of the PAB.

## Restore/Rewind

The RESTORE/REWIND operation repositions the file read pointer to the beginning of the file.

A RESTORE can only be used if the file is opened for INPUT mode. RESTORE itself does not perform any READ operation.

Load
The LOAD operation loads an entire program from an external device or file into program memory. All the control information for BASIC is contained in the load file. Since all information is directly written to program memory without intermediate buffering, no buffer memory needs to be assigned.

The LOAD operation is a stand alone operation, i.e., the LOAD operation can be used without previous OPEN operation.

For the LOAD operation, the $P A B$ needs to contain the following information:

Bytes 2 and 3 should contain the start address of the program memory.

Bytes 6 and 7 should. contain the maximum number of bytes available for the program.

Aside from the $I / O$ opcode and the file descriptor, no more information is required for the LOAD operation.

SAVE is the complementiary operation for LOAD. Instead of loading a program from a device or file, it writes a program from program memory to a device or file. Again, only a small part of the $P A B$ is used. Aside from the usual information (I/O opcode and file descriptor), the PAB should contain the start address of the program to be SAVEd in bytes 2 and 3, and the number of bytes to be saved in bytes 6 and 7.

BASIC automatically saves all the control information necessary for reloading of the program, together with the program code.

Delete
The DELETE operation deletes the specified file from the specified device. This operation also CLOSEs the I/O sequence. The DELETE operation can only be used in UPDATE, APPEND or OUTPUT mode.

## Scratch Record

The SCRATCH RECORD operation scratches the specified record from the specified (relative record) file. The record to be scratched is specified in byte 6 and 7 of the pab. This operation will cause an error for sequential files and devices.

## VERIFY

The VERIFY command allows the record on tape to be compared against what is in VDP RAM. It will return an error code if the
record is unreadable or if there is a difference between the tape's data and the VDP data.

## ERROR CODES

The File Management System shall support the following error codes:

1. BAD DEVICE NAME
the device indicated is not in the system.
2. ILLEGAL OPERATION
either an invalid operation was specified, or a conflict with the OPEN mode has occurred.

## 3. DEVICE ERROR

covers all hard device errors, such as parity and bad medium errors.

ISSUING THE COMMAND TO THE CASSETTE DSR
After the PAB is set up, the cassette DSR is called by putting the address of the name length (byte 9 of the PAB) in CPU RAM location $>56$ and then calling a subroutine at location $>10$ in GROM 0. This is illustrated as follows for a save routine:

DSR EQU >10 Address of subroutine
NAMLEN EQU >56 Address of byte 9 of PAB

MOVE 13 FROM ROM (\#PABCAS) TO RAM ( > 500) DST \# > 509, ENAMLEN Address of byte 9 of PAB in VDP CALL DSR

DATA 8 : *Tells subroutine this is a DSR

| DABCAS $>06$ | Opcode for save |
| :--- | :--- | :--- |
| DATA $>02$ | Sets output status for save |
| DATA \#>600 | Address in VDP of data buffer |
| DATA $>40$ | Fixed record length size for cassette |
| DATA $>00$ | Character count for cassette |
| DATA \#>6F0 | Number of bytes to be read |
| DATA >00 | Bias for ASCII characters |
| DATA $>03$ | Length of name of device |
| DATA $: C S I:$ | Name of device* |

* For cassettes the name of the device is predefined as CSl or CS2 and these are the only names you are allowed to use.


## AUDIO GATE

CRU bit 24 is the audio gate bit which allows data being read to be heard. If the bit is set to 0 , the data being read is heard, and if the bit is set to 1 , the data is not heard. Setting this bit to a or 1 is done with an $1 / O$ instruction.

MOTOR CONTROL
There are two CRU bits (22 and 23) used to control cassettes 1 and 2 , respectively. When there is no Cassette $I / O$ being done,
both motors remain on. When Cassette I/O is specified, the DSR will control the data being read. If there are two motor units connected, the data will be read simultaneously, or you may have the option of reading data from one motor unit and playing the recorded voice from another motor unit through the TV speaker.

| PART 1 ALPPABEITIC |  |  |  |  | SECTICN |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MNEMONIC | OPCODE $(>)$ | Format | $\begin{gathered} \text { STATUS } \\ \text { AFFECTED } \\ \hline \end{gathered}$ | INSTRUCTITAN |  |
| A | AO | 1 | ALI | DD | 4.4.1 |
| ABS | 80 | 6 | NaNE | ABSOLUTE VALIE | 4.49 |
| ADD | AO | 1 | ALL | ADD | 4.4.1 |
| AIL | 07 | 2 | NONE | LOAD SCREEEN | 4.5 .3 |
| AND | B0 | 1 | ALL | LOGICAL AND | 4.4.12 |
| B | 05 | 3 | COND | LaNG BRANCA | 4.2 .3 |
| BACR | 04 | 2 | NONE | LOAD EORDER OOLOR | 4.5 .2 |
| BR | 40 | 4 | Cand | BRANCH ON RESET | 4.2 .2 |
| BS | 60 | 4 | COND | BRANCH CN SET | 4.2 .1 |
| CALL | 06 | 3 | COND | CALL SUBROUTINE | 4.2 .5 |
| CARRY | $0 C$ | 5 | COND | CARRY STAIUS TO CAND | 4.1 .3 |
| CASE | 8A | 6 | CaND | CASE BRANCH | 4.2 .4 |
| CEQ | D4 | 1 | Cand | COMPARE EQUAL | 4.1 .5 |
| CGE | DO | 1 | CaND | COMPARE GREATER OR EQUAL | 4.1 .9 |
| CGT | $\propto$ | 1 | CavD | COMPARE GREATER | 4.1 .8 |
| CH | C4 | 1 | COND | CMPARE HIGH | 4.1 .6 |
| CHE | C8 | 1 | CND | COMPARE HIGH OR EQUAL | 4.1 .7 |
| CLOG | D8 | 1 | OND | COMPARE LOGICAL | 4.1 .10 |
| CHR | 86 | 6 | nave | CTEAR | 4.4 .15 |
| OINC | ED | 1 | CaND | OINCIDENCE | 4.5 .1 |
| OANT | 10 | 5 | nane | BASIC CONTINUE |  |
| CZ | 8E | 6 | CaND | COMPARE TO ZERO | 4.1 .11 |
| D | $A C$ | 1 | ALJ | DIVIDE | 4.4.4 |
| DEC | 92 | 6 | ALC | DECREMENT BY CNE | 4.4 .7 |
| DECT | 96 | 6 | ALI | DECREMENT BY TWO | 4.4 .8 |


| M MEMONIC | OPCOOE $(>)$ | FCRMAT | $\begin{aligned} & \text { STATUS } \\ & \text { AFFECTED } \end{aligned}$ | INSTRUCTICN | SECTIAN |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIV | $A C$ | 1 | : ALI | DIVIDE | 4.4.4 |
| EX | CO | 1 | nane | EXCHANG: | 4.4.17 |
| EXEC | 11 | 5 | ALf | BASIC EXECUIE |  |
| EXIT | OB | 5 | NONE | EXIT PRROGRAM | 4.5.8 |
| FEICA | 88 | 6 | NONE | FEICH FRCM CALI | 4.2 .6 |
| EMI | 08 | 7 | --- | FORMAT SCREWN | 4.5 .4 |
| GT | OA | 5 | CND | GREATER STAIUS TO CAND | 4.1 .2 |
| H | 09 | 5 | CaND | HIGH STATUS TO CAND | 4.1.1 |
| INC | 90 | 6 | ALT | InCrepment by ane | 4.4 .5 |
| INCT | 94 | 6 | ALS | INCREMENT BY TYO | 4.4 .6 |
| I/O | F6 | 8 | NaNE | SPECIAL I/O | 4.5 .9 |
| Inv | 84 | 6 | NCNE | INVERT (ONE'S COMPLEMENT) | 4.4.11 |
| MOVE | 20 | 9 | NONE | MOVE DATA | 4.4 .20 |
| M | A8 | 1 | NONE | MULTIPIY | 4.4.3 |
| MJI | A8 | I | NONE | MULTIPLY | 4.4 .3 |
| NES | 82 | $6^{\circ}$ | NONE | NEGATE (TWO'S COMPLEMENT) | 4.4 .10 |
| OR | B4 | 1 | ALJ | LOGICAL OR | 4.4 .13 |
| OVF | OD | 5 | COND | OVERFLON STATUS TO CAND | 4.1 .4 |
| PARSE | OE | 2 | AIS | BASIC PARSE |  |
| PUSH | 8C | 6 | NCNE | PUSH DATA STACK | 4.4.18 |
| RAND | 02 | 2 | NONE | RANDCM NLMBETR | 4.5 .5 |
| RB | BO | 1 | ALL | RESET BIT | 4.3 |
| RIN | 00 | 5 | Cand | REIURN FRCM SUBROOTINE | 4.2 .7 |
| RINB | 12 | 5 | ALJ | BASIC RETURN |  |
| RINC | 01 | 5 | NONE | REIURN ERCM SUBRCOTINE | 4.2 .8 |
| S | A4 | 1 | ALL | SUBTRACT | 4.4.2 |


| MREMANIC | OPCOLE ( $>$; | FCRMAT | STATUS <br> AFFECTED | INSTRUCTICN | SECTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SB | B4 | 1 | ALI | SET BIT | 4.3 |
| SCAN | 03 | 5 | CaND | SCAN KEYBCARD | 4.5 .6 |
| SLI | EO | 1 | nane | SHIET LEFT LOGICAL | 4.4.21 |
| SRA | DC | 1 | NaNE | SHIFT RIGHT ARITHMEIIC | 4.4.22 |
| SRC | E8 | 1 | nane | SHIFT RIGTT CIRCIIAR | 4.4.24 |
| SRL | E4 | 1 | NaNE | SHIFT RIGEP LOGICAL | 4.4.23 |
| ST | BC | 1 | NaNE | STORE | 4.4.16 |
| SUB | A4 | 1 | ALS | SUBTRACT | 4.4.2 |
| TBR | D8 | 1 | CaND | TEST BIT RESET | 4.3 |
| XML | OF | 2 | nave | EXECUIE MACHINE LANGUAGE | 4.5 .7 |
| XOR | B8 | 1 | ALS | LOGICAL EXCLUSIVE OR | 4.4 .14 |

The following instructions are used to access BASIC Language:

| CANT | BASIC Continue |
| :--- | :--- |
| PARSE | BASIC Parse |
| RINB | BASIC Return |
| EXEC | BASIC Execute |



There are several subroutines in the monitor which can be called from a GPL program. These subroutines are described in this appendix. It is important the programmer realize that when one of these subroutines is called the contents of CPU RAM locations $>4 A$ through $>6$ F may be used, and VDP RAM locations $>3 C O$ through $>3 D F$ will be used for roll out.

The mathematical function subroutines provided in the monitor include convert number to string, greatest integer, involution, square root, exponential, natural log, cosine, sine, tangent, and arctangent. They are called as follows: FAC is CPU RAM $>4 \mathrm{~A}$ ( 8 bytes) ARG is CPU RAM $>5 \mathrm{C}$ ( 8 bytes) STATUS is CPU RAM $>7 C$ SGN is CPU RAM $>75$

EXP is CPU RAM $>76$
VSPTR is CPU RAM $>6 \mathrm{E}$ (2 bytes)
FPERAD is CPU RAM >6C
Error Codes:

| WRNOV | $>01$ | - warning, overflow |
| :--- | :--- | :--- |
| DIVZER | $>01$ | - division by zero |
| ERRSNN | $>02$ | - syntax error |
| ERRIOV | $>03$ | - integer overflow on conversion |
| ERRSQR | $>04$ | - square root of negative number |
| ERRNIP | $>05$ | - negative number to non-integral power |
| ERRLOG | $>06$ | - log of negative number or zero |
| TRIGER | $>07$ | - invalid argument in trig function |

$$
\mathrm{K}-1
$$

Purpose: Convert a floating point number to an ASCII string.

Input: FAC The floating point value.

FAC+11 If set to 0 , the output string will be in BASIC format. If greater than 0 , represents output in CALCULATOR mode. The contents are the effective calculator width, exclusive of decimal point. The following two cells are also required in CALCULATOR mode.

> If ze +12 exp, express overflow from calculator range by + or - EE...E. Underflow is expressed as o. If positive, under-or over-flow from calculator range is expressed in E-format using the number of  significant digits specified by this cell.

FAC+13 The number of digits to fix to the right of the decimal point. A negative value disables the FIX mode.
CNS EQU >14

CNS

The FAC contents will be modified due to rounding performed for display purposes.

FAC+1l Points to the beginning of the result string. The string will be entirely contained within the floating point scratch area between FAC and FPERAD.

FAC+12 The length of the string, in bytes.
Exceptions: None

Purpose: Compute the greatest integer contained in a floating point value.

Input: FAC The floating point value.
INT EQU >22

Call: CALL INT

Output: FAC The greatest integer contained in the floating point value. For positive numbers the integer is the truncated value. For negative numbers the integer is the truncated value plus one.

Exceptions:

The status byte is set according to the contents of $F A C$ after the operation. None

Input: FAC The exponent, E.
STACK The base, B.
PWR EQU >24

Call: CALL PWR

Output: FAC The result, B**E. The result is computed as EXP (E * LOG(ABS(B))). If B is negative and $E$ is an odd integer, the result is negated.

STATUS The status byte is set according to the contents of FAC.

Exceptions:

Negative number to non-integer power. zero raised to a negative power. Overflow if result greater than maximum value.

| Side Effects: $\quad$ SGN and EXP are destroyed. The |  |
| :--- | :--- |
|  | previous FAC contents are destroyed and |
|  | the contents of $V S P T R$ are decremented |
|  | by 8. |

SQR - SQUARE ROOT ROUTINE
Purpose: Compute the square root of a number.

Input: $F A C$ The input value.
SQR EQU $>26$

Call: CALL SQR

Output: $\quad$ FAC The square root of the number.
STATUS set according to the contents of $F A C$.

Exceptions:
If the input value is negative, the ERRSQR condition results.

Side Effects:
SGN and EXP are destroyed. The contents of VSPTR are unchanged.

## EXP - EXPONENTIAL ROUTINE

Purpose: Compute the inverse natural logarithm.

| Input: | FAC |
| :--- | :--- |
|  | EXP input value. |
|  | EQU $>28$ |

Call: CALL EXP

| Output: $\quad$ FAC | The inverse natural logarithm. |
| :--- | :--- |
| STATUS set according to the contents of FAC. |  |

Exceptions: $\quad$ Overflow of the result causes the WRNOV
condition.

Side Effects: $S G N$ and EXP are destroyed. The contents of VSPTR are unchanged.

LOG - NATURAL LOGARITHM ROUTINE
Purpose: Compute the natural $\log$ of a number.

| Input: | FAC |
| :--- | :--- |
| LOG | The input value. |
|  | EQU $>2 \mathrm{~A}$ |

Call: CALL LOG

Output: $\quad$ FAC The natural $\log$ of the number.
STATUS set according to the contents of $F A C$.

| Exceptions: | If the input value is zero or negative, |
| :--- | :--- |
| the ERRLOG condition results. |  |
| Side Effects: $\quad$ SGN and EXP are destroyed. The |  |
|  | contents of VSPTR are unchanged. |

Purpose: Compute the cosine of a number (in radians).

$$
\begin{array}{ll}
\text { Input: } & \text { FAC The input value. } \\
& \operatorname{COS} \quad \text { EQU }>2 C
\end{array}
$$

Call: CALL COS

| Output: $\quad$ FAC $\quad$ The cosine of the number. |  |
| :--- | :--- |
|  | STATUS set according to the contents of FAC |

Exceptions: None

Side Effects: $S G N$ and EXP are destroyed. The contents of VSPTR are unchanged.

SIN - SINE ROUTINE
Purpose: Compute the sine of a number (in radians)

Input: $F A C$ The input value.
SIN EQU >2E
Call: CALL SIN

| Output: $\quad$ FAC | The sine of the number. |
| :--- | :--- |
|  | STATUS set according to the contents of FAC. |

Exceptions: None

$$
K-7
$$

SGN and EXP are destroyed. The contents of VSPTR are unchanged.

TAN - TANGENT ROUTINE

Purpose: Compute the tangent of a number (in radians).

| Input: | FAC | The input value. |
| :--- | :--- | :--- |
|  | TAN | EQU $>30$ |
| Call: | CALL TAN |  |

Output: FAC The tangent of the number (in radians).
STATUS set according to the contents of FAC.

Exceptions: If the input value causes an overflow the WRNOV condition results.

SGN and EXP are destroyed. The contents of VSPTR are unchanged.

## ATN - ARCTANGENT ROUTINE

Purpose: Compute the arctangent of a number (in radians)

Input: $\quad$ EAC The input value.
ATN EQU $>32$
Call: CALL ATN
$\begin{array}{ll}\text { Output: } \quad \text { FAC } & \text { The arctangent of the number. } \\ & \text { STATUS set according to the contents of FAC. }\end{array}$

$$
\mathrm{K}-8
$$

Side Effects:
SGN and EXP are destroyed. The contents of VSPTR are unchanged.

The floating point routines provided in ROM are convert string to number, convert floating to integer, floating add, floating subtract, floating multiply, floating divide, floating compare, stack add, stack subtract, stack multiply, stack divide, and stack compare. All numbers are 8-bits.

As a number is used on the value stack, the stack pointer is incremented by 8. All errors are returned in location FAC +10 . Only overflow errors are detected and the code is l for a floating point overflow and 3 for integer overflow.

## CSN - CONVERT STRING TO NUMBER

Purpose: Convert an ASCII string to a floating point number.

Input: $\quad$ AAC Address of the string.
CSN EQU $>10$

Call: XML CSN (The instruction FLTPT will generate the same code as XML )

Output: FAC Number returned here. All numbers are returned in internal format which is K-9
radix 100. CPU RAM space FAC thru FAC+9 should be reserved for the answer.

FAC+10 Error code ( $>01$ - overflow)

## CFI - CONVERT FLOATING POINT TO INTEGER

Purpose: A rounded conversion of a floating point number to an integer.

Input: FAC Floating point number
CFI EOU $>12$

CaII: XML CFI

Output: FAC Integer value returnedinfirst two bytes.

FAC+10 Error code ( $>03$ - overflow)

Exceptions: Range of integer must be $-32,768$ to 32,767

FADD - FLOATING POINT ADDITION
Purpose: Perform addition in base 100.

Input: ARG Left-hand term
FAC Right-hand term
FADD EQU >06

Call: XML FADD

$$
\mathrm{K}-10
$$

Output: FAC Result of addition problem.

```
FAC+lO Error code (>01 - overflow)
```

FSUB - FLOATING POINT SUBTRACTION
Purpose: Perform subtraction in base 100.

| Input: | ARG | Left-hand term |
| :--- | :--- | :--- |
|  | FAC $:$ | Right-hand term |
|  | FSUB $\quad$ EQU $>07$ |  |

Call: XML FSDB

Output: FAC Result of subtraction problem.
FAC+10 Error code (>01 - overflow)

FMOL - FLOATING POINT MOLTIPLICATION
Purpose: Perform multiplication in base 100.

Input: ARG Multiplicand
FAC Multiplier
FMOL EQU >08

Call: XML FMUL
$\begin{array}{llr}\text { Output: } & \text { FAC } & \text { Result } \\ & \text { FAC }+10 & \text { Error code ( }>01 \text { - Overflow) }\end{array}$

Purpose: Perform division in base 100.

| Input: | ARG | Dividend |
| :--- | :--- | :--- |
|  | FAC | Divisor |
|  | FDIV | EQO $>09$ |

$$
\text { Call: } \quad \text { XML FDIV }
$$

Output: FAC Result
FAC+10 Error code ( 01 - Overflow)

## FCOMP - FLOATING POINT COMPARE

Purpose: Compare two base 100 numbers.

| Input: | ARG | First argument to compare |  |
| :---: | :---: | :---: | :---: |
|  | EAC | Second | argument to compare |
|  | FCOMP | EQU | $>\mathrm{OA}$ |
| Call: | XML | FCOMP |  |

Output: STATUS Bits set according to the compare -High bit is set if ARG is logically higher than $F A C$, greater than bit is set if ARG is arithmetically greater than $F A C$, condition bit is set if $A R G$ and $F A C$ are equal.

Purpose: Perform base 100 addition of the top value on the value stack in VDP RAM with another value.

Input:
ARG Top number on the value stack (VDP RAM address pointed to by VSPTR) is lefthand term.

FAC . Right-hand term
SADD EQU $>O B$

Call: XML SADD

Output: FAC Result
FAC+10 Error code ( $>01$ - Overflow)

SSUB - VALUE STACK SUBTRACTION
Purpose: Perform base 100 subtraction of a number from the top of the value stack.

Input: $\quad$ TOPG number on the value stack is left-hand term

FAC Right-hand term
SSUB EQU $>0 C$

Cal1:
XML SSUB

Output: FAC Result
FAC+10 Error code ( $>01$ - overflow)

$$
\mathrm{K}-13
$$

Purpose: Perform base 100 multiplication of a number from the top of the value stack with another number.

Input: $\quad$ ARG $\quad$ OP $u m b e r$ on the value stack is multiplicand.

FAC Multiplier
SMUL EQU $>0 D$

Cal1: XML SMOL

Output: FAC Result
FAC+10 Error code ( > O1 - Overflow)

## SDIV - VALUE STACR DIVISION

Purpose: Perform base 100 division of a number from the top of the value stack by another number.

Input: $\quad$ ARG Top number on the value stack-dividend
FAC Divisor
SDIV EQU $>$ OE

Ca11:
XML SDIV

Output: FAC Result
FAC+10 Error code ( $>01$ - overflow)


## RADIX 100

The internal format for all floating point numbers is radix 100. Each number consists of 8 bytes.. The first byte is the exponent byte with a bias of $>40$. The exponent for the number is added to $>40$ to get the exponent needed. The following bytes are the base-100 digits of the number. The first word of the number is negated if the number is negative. An even number of digits must follow the decimal (radix) point. Only the most significant digits of the number should be used and at least one digit and not more than 2 digits should be to the left of the radix point. For example, the number 12,500 has 3 most significant digits, 1,2 , and 5 . Using only these digits and having an even number of digits following the radix point, we must write $1.25 \times 1002$. In radix 100 it would look like:
$>42>01 \ggg 00>00>00$
bytel byte2 radix byte3 byte4 byte5 byte6 byte7 byte8 point

The VDP chip is accessed by writing to the appropriated memory mapped location (see Home Computer System Memory, CRU, and Interrupt Mapping specification). First, the VDP address pointer is loaded by writing out, sequentially, two bytes (low byte first) to the VDP address location. (If the full operation is to be a WRITE data to VDP, then the 2 byte address must be ORed with $>4000$ )

Because of timing considerations on the VDP, there should be a delay of at least 6 usec between a read or write operation and loading the address pointer (or between any two VDP operations).

Data may then be moved from (to) the VDP read-(write)-data address which will contain the content of VDP memory pointed to by the VDP address register. After each operation the VDP address pointer automatically increments and points to the next location. Therefore, the address pointer does not have to be reloaded to move blocks of VDP memory.

$$
\begin{aligned}
& \text { R1 = @MSB(LSB) two byte VDP address } \\
& \text { R2 = @VDPWA I/O write address } \\
& \text { R3 = @VDPWD address to write data } \\
& \text { R4 = @VDPRD address to read data } \\
& \{O R I \text { R1,>4000\} write option } \\
& \text { MOVB @RILSB,*R2 } \\
& \text { MOVB R1,*R2 } \\
& \text { SLA R8,6 } \\
& \text { MOVB *R4, @LOC read data R4 = @VDPRD } \\
& \{M O V B ~ @ L O C, * R 3\} ~ w r i t e ~ R 3 ~=~ @ V D P W D ~
\end{aligned}
$$

GROM is accessed by writing a two-byte address (high order byte first) to the appropriate memory-mapped GROM write address Iocation. Data may then be moved from (to) the GROM read (write) data address which will contain the contents of GROM memory pointed to by the GROM address location. After each operation, the GROM address pointer automatically increments and points to the next location. Therefore, the address pointer does not have to be reloaded to move blocks of GROM data.

$$
\begin{aligned}
R 1= & \text { @MSB(@LSB) two-byte GROM address } \\
R 2= & \text { @GRMWA - GROM write address } \\
R 3= & \text { @grmwd }- \text { address to write GROM data } \\
R 4= & \text { @GRMRD - address containing current GROM data } \\
& \text { MOVB R1,*R2 } \\
& \text { MOVB @RILSB,*R2 } \\
& \text { SLA R8,16 } \\
& \text { MOVB *R4,R6 } \\
& \text { MOVB R6,*R3 }
\end{aligned}
$$

To create sound in an Assembly Language program, you create a sound list exactly as you would in Graphics Language. The address of this sound list should be stored in locaion >83CC which is CPU RAM location $>C C$. If this address is in VDP RAM, the low order of Rl4 should be a l; if the address is in GROM, the low order bit should be a 0 . Location $>83 \mathrm{CE}$ (CPU RAM $>C E$ number of sound bytes) should contain a 1 . To allow for interrupt detection, $y o u$ should do two LIMI instructions about every 400 instructions.

| RI4LB | EQU | $>83 \mathrm{FD}$ |
| :--- | :--- | :--- |
| ONE | EYTE | $>01$ |

SOCB @ONE,@RI4LB
. (400-500 Instructions)

LIMI 2 Sees interrupts greater or equal to 2
LIMI 0 No interrupts except reset or load
assist the user at a particular point in the program. The form of this help is completely application-dependent; most of the time aid will not be available. A:message that AID is active should be displayed when such is the case.
D. PAGE FORWARD (FWD)

ENTER is to be used to go forward to the next display. The situation arises when a message is on the screen and the program is waiting to be told that the user is ready to go on; this may also be used to addmore information to the current display under user control. A message to nPRESS ENTER" can be dynamically added to the display at the appropriate time. An extra ENTER to go forward is required after the ENTER used to record a data entry field at the end of the page.
E. PAGE BACKWARD (BACK)

SHIFT-Z returns the user to the nearest previous logical point in the program. This will usually be the display seen immediately prior to the current one. When properly implemented, the user should be able to back out to the console display with successive presses of SEIFT-Z.
F. REDO (REDO)

SHIFT-R is appropriate to replot or restart the current display. This is particularly useful to allow the user to restart at the top of a multi-prompt display.
assist the user at a particular point in the program. The form of this help is completely application-dependent; most of the time aid will not be available. A message that AID is active should be displayed when such is the case.

## D. PAGE FORWARD (FWD)

ENTER is to be used to go forward to the next display. The situation arises when a message is on the screen and the program is waiting to be told that the user is ready to go on; this may also be used to add more information to the current display under user control. A message to "PRESS ENTER" can be dynamically added to the display at the appropriate time. An extra ENTER to go forward is required after the ENTER used to record a data entry field at the end of the page.
E. PAGE BACKWARD (BACK)

SHIFT-Z returns the user to the nearest previous logical point in the program. This will usually be the display seen immediately prior to the current one. When properly implemented, the user should be able to back out to the console display with successive presses of SEIFT-Z.
F. REDO (REDO)

SHIFT-R is appropriate to replot or restart the current display. This is particularly useful to allow the user to restart at the top of multi-prompt display.

Keys should be referred to by function name in the GROM rather than by how they are implemented, i.e., "PRESS AID" rather than "PRESS SHIFT-A." The user's instruction manual will list the correspondence between key and name. This will allow the GROM to be used in a later version of the machine that may have those functions implemented in different keys. See Figure M.l for a list of key code assignments.
G. INSERT (INS)

Data will be inserted in front of the character which the cursor is over when SHIFT-G is pressed.
H. DELETE (DEL)

SHIFT-F is pressed to delete the character under the cursor.
I. ERASE (ERASE)

SHIFT-T is pressed to delete a line which is being typed in BASIC.
J. COMMAND (CMD)

SHIFT-V is a special key that is program definable.
K. CLEAR (CLEAR)

SHIFT-C is used to clear a field in an application program;
also acts as the "BREAK" key in BASIC.

## DIRECTION ARROWS

Up and down non-destructive movement of the cursor is accomplished by means of the SHIFT-X and SHIFT-E keys. Use of either of these keys substitutes for an ENTER at the end of a Iine.

Basically, the scroll or cursor control keys, when implemented, specify the direction to move the user's line of sight:
a. SHIFT-E is the up arrow key, and will cause the screen to scroll down, revealing previous lines.
b. SHIFT-X is the down arrow key, and will cause the screen to scroll up, revealing new lines.
c. SHIFT-S is the left arrow key, and will cause the screen to move to the right, revealing the area on the left.
d. SHIFT-D is the right arrow key, and will cause the screen to move to the left, revealing the area on the right.

When circumstances make such usage unambiguous, the unshifted arrow keys, as well as contiguous keys, may be used to give a joystick control on the console keyboard. The mapping for this is:


FIGURE M. 1

CONSOLE FUNCTION OVERLAY


- The charts on pages M-7 through M-9 may be used as an aid to the programmer to keep track of CPU and VDP RAM. The chart on page M-7 is a representation of CPU RAM locations $>00$ through $>B F$ which are locations available to the programmer. Page M-8 is a chart with locations for the Sprite Attribute Block, Sprite Descriptior Block, and Sprite Velocity Block. Page M-9 shows the first 32 sets of patterns in the Pattern Generator area. The beginning VDP RAM location for each set is given with the pattern numbers for each pattern.




## GLOSSARY

Bit Reset - The bit has value 0
Bit Reversal - Create a mirror image of a byte
Bit Set - the bit has value 1
CPU - Central Processor Unit
DSR - Device Service Routine
GROM - Graphics Read Only Memory; P-Channel ROM
LSB - Least significant bit
LSBy - Least significant byte
LSN - Least significant nybble
MSB - Most significant bit
MSBY - Most significant byte
MSN - Most significant nybble
Nybble - half of a byte
PAB - Peripheral Access BLock
Pixel - Dot on the screen
PNT - Patern Name Table - Each byte contains the character number for each pattern position on the screen. The first 32 bytes correspond to the first row of patterns on the screen the next 32 bytes to the next row, etc.

RAM - Random Access Memory
SAB - Sprite Attribute Block - contains four bytes for each sprite telling $y$-pixel position, $x$-pixel position, character number, and early Clock/color.

SDB - Sprite Descriptor Block - contains 8-byte characters used for sprites

Sprite - objects which exist in planes in front of the pattern plane. Moved on pixel-by-pixel basis.

SVB - Sprite Velocity Block - Contains four bytes for each moving sprite on the screen. The first two bytes give $Y$ velocity and $X$ velocity, respectively. The last two bytes must be initialized to zero by the system, but are used by the system as counters for auto-motion.

VDP - Video Display Processor
VSPTR - Floating point stack pointer

TITLE

$\square$

## ALPHABETICAL INDEX

| Addressing Modes Direct | Page |
| :---: | :---: |
|  |  |
|  | 3-5, |
|  | 3-7 |
| Immediate | 3-2, |
|  | 3-7 |
| I ndexed | 3-5, |
|  | 3-7 |
| Indexed Indirect | 3-7 |
| Indirect | 3-5, |
|  | 3-7 |
| Top of Stack | 3-4 |
| ASCII Character Sets | 3-11, |
|  | 3-12, |
|  | H-1. |
|  | H-5 |
| Bit Reversal | H-5 |
| Cassette DSR | I-I |
| CPU RAM | 2-9, |
|  | 2-10, |
|  | 2-11 |
| Destination Address | 1-1, |
|  | 3-4 |
| Floating Point Subroutines | K-1 |
| ATN | K-8 |
| CFI | K-10 |
| CNS | K-2 |
| COS | K-7 |
| CSN | K-9 |
| EXP | K-5 |
| FADD | K-10 |
| FCOMP | K-12 |
| FDIV | K-12 |
| FMUL | K-11 |
| FSUB | K-11 |
| INT | K-3 |
| LOG | R-6 |
| PWR | K-4 |
| SADD | K-13 |
| SCOMP | K-15 |
| SDIV | K-14 |
| SIN | K-7 |
| SMUL | K-14 |
| SQR | K-5 |
| SSUB | $\mathrm{K}-13$ |
| TAN | K-8 |

## ALPEABETICAL INDEX <br> Page 2 .

| Function Reys | M-1 |
| :---: | :---: |
| GPL Assembler | 1-3 |
| GPL Directives | A-2 |
| BASE | A-3 |
| DATA | A-2 |
| END | A-2 |
| EQU | A-2 |
| GROM | A-3 |
| LIST | A-4 |
| LISTM | A-4 |
| ORG | A-3 |
| PAGE | A-4 |
| TITLE | A-2 |
| ONL | A-4 |
| UNLM | A-4 |
| GPL Instructions | 4-1, |
|  | J-1, |
|  | J-4 |
| A | 4-23 |
| ABS | 4-31 |
| ADD | 4-23 |
| ALL | 4-49 |
| AND | 4-34 |
| B | 4-15 |
| BACK | 4-48 |
| BR | 4-14, |
|  | A-8 |
| BS | 4-13. |
|  | A-8 |
| CALL | 4-17 |
| CARRY | 4-4, |
|  | A-8 |
|  | 4-16 |
| CEQ | 4-6, |
|  | A-8 |
| CGE | 4-10, |
|  | A-8 |
| CGT | 4-9, |
|  | A-8 |
| CH | 4-7. |
|  | A-8 |
| CHE | 4-8, |
|  | A-8 |
| CLOG | 4-11, |
|  | A-8 |
|  | 4-37 |
| COINC | 4-47, |
|  | E-1 |
| $C z$ | 4-12, |
|  | A-8 |

## ALPHABETICAL INDEX

Page 5

|  | Page |
| :---: | :---: |
| GPL Timing | 1-2 |
| Handsets |  |
| Joystick Codes | D-8 |
| Remote | D-1, |
|  | D-6, |
|  | D-7 |
| Wired | D-2 |
| Instruction Formats | 3-8, |
|  | 3-9, |
|  |  |
| Keyboards |  |
| 40-Rey | D-1, |
|  | D-4, |
|  | D-5 |
| Remote | D-2 |
| Label | 3-5 |
| Monitor | 1-3, |
|  | H-4 |
| Multicolor Mode | 2-6, |
| Pattern Color Table |  |
|  | 2-2, |
|  | 2-4 |
| Pattern Generator Sets |  |
| Multicolor Mode | G-2 |
| Normal Mode | 2-2 |
| Text Mode | G-I |
| Pattern Name Table |  |
| Multicolor Mode | G-2 |
| Normal Mode | 2-2, |
| Text Mode | - |
|  |  |
| Patterns (Characters) | 2-1 |
| Peripheral Açess Block (PAB) | I-2 |
| Programming Conventions | M-1, |
|  | M-5 |
| Radix 100 Numbers | R-15 |

## ALPGABETICAL INDEX Page 4 .

|  | Page |
| :---: | :---: |
| GPL Instructions (Cont.) |  |
| INC | 4-27 |
| INCT | 4-28 |
| INV | 4-33 |
| M | 4-25 |
| MOVE | 4-42 |
| MOL | 4-25 |
| NEG | 4-32 |
| OR | 4-35 |
| OVF | 4-5, |
| POP | A-8 $4-41$ |
| PUSH | 4-40 |
| RAND | 4-53 |
| RB | 4-21 |
| RTN | 4-19 |
| RTNC | 4-20 |
| 5 | 4-24 |
| SB | 4-21 |
| SCAN | 4-54 |
| SLL | 4-43 |
| SRA | 4-44 |
| SRC | 4-46 |
| SRL | 4-45 |
| ST | 4-38 |
| SUB | 4-24 |
| TBR | 4-21 |
| XML | 4-55, |
|  | H-3, |
|  | K-1, |
| XOR | 4-36 |
| GPL Macro Instructions |  |
| \$CALL | A-7 |
| SCASE | A-6 |
| SELSE | A-6 |
| \$END | A-5 |
| \$FOR - TO | A-5 |
| \$FOR - DOWNTO | A-6 |
| \$GOTO | A-6 |
| \$IF - GOTO | A-6 |
| STF - THEN | A-6 |
| \$REPEAT | A-5 |
| \$SELSE | A-6 |
| \$SEND | A-5 |
| SUNTIL | A-5 |
| \$WHILE | A-5 |

## ȦLPHABETICAL INDEX Page 4 ,

|  | Page |
| :---: | :---: |
| GPL Instructions (Cont.) |  |
| INC | 4-27 |
| INCT | 4-28 |
| INV | 4-33 |
| M | 4-25 |
| MOVE | 4-42 |
| MUL | 4-25 |
| NEG | 4-32 |
| OR | 4-35 |
| OVF | 4-5, |
|  | A-8 |
| POP | 4-41 |
| PUSH | 4-40 |
| RAND | 4-53 |
| RB | 4-21 |
| RTN | 4-19 |
| RTNC | 4-20 |
| S | 4-24 |
| SB | 4-21 |
| SCAN | 4-54 |
| SLL | 4-43 |
| SRA | 4-44 |
| SRC | 4-46 |
| SRL | 4-45 |
| ST | 4-38 |
| STB | 4-24 |
| TBR | 4-21 |
| XML | 4-55, |
|  | H-3, |
|  | L-1 |
| XOR | 4-36 |
| GPL Macro Instructions |  |
| \$CALL | A-7 |
| \$CASE | A-6 |
| \$ELSE | A-6 |
| \$END | A-5 |
| \$FOR - TO | A-5 |
| \$FOR - DOWNTO | A-6 |
| SGOTO | A-6 |
| \$IF - GOTO | A-6 |
| \$IF - THEN | A-6 |
| \$REPEAT | A-5 |
| SSELSE | A-6 |
| SSEND | A-5 |
| \$UNTIL | A-5 |
| SWHILE | A-5 |


|  |  |
| :---: | :---: |
| $\because$ | Page |
| Reference Documents | 1-4 |
| Sample Program | B-2 |
| Sound | $\begin{aligned} & \mathrm{C}-1 \\ & \mathrm{H}-5 \end{aligned}$ |
| Source Operand | $\begin{aligned} & 1-1, \\ & 3-3 \end{aligned}$ |
| Sprites | 2-3 |
| Sprite Attribute Block (SAB) | 2-3 |
| Sprite Descriptor Block (SOB) | 2-6 |
| Sprite Velocity Block (SVB) | 2-7, |
|  | 3-1, |
|  | B-1 |
| Status Block | 3-16, |
|  | $\begin{aligned} & 3-20, \\ & H-1 \end{aligned}$ |
| System Initialization | H-1, |
|  | H-2, |
|  | H-3, |
|  | H-5 |
| System Organization | 2-1 |
| Text Mode | 2-6, |
|  | G-1 |
| VDP RAM | 2-1, |
|  | 2-9, |
|  | 2-12 |
| VDP Control Registers | 3-11, |
|  | 3-13, |
|  | 3-14, |
|  | 3-15, |
|  | H-3 |

Grapties Programming Language User's Guide
April 30, 1979

User's Name Telephone $\qquad$
COMPANY Date

Please list any discrepancy found in this manual by page, paragraph, figure, or table number in the following space. If there are any other suggestions that you wish to make, feel free to include them. Thank you.

LOCATION IN MANUAL
COMMENT/SUGGESTION


[^0]:    TABLE I. 2 I/O OPCODES

