

**As you are now the owner of this document which should have come to you for free, please consider making a donation of £1 or more for the upkeep of the (Radar) website which holds this document. I give my time for free, but it costs me money to bring this document to you. You can donate here <https://blunham.com/Misc/Texas>**

Many thanks.

**Please do not upload this copyright pdf document to any other website. Breach of copyright may result in a criminal conviction.**

This Acrobat document was generated by me, Colin Hinson, from a document held by me. I requested permission to publish this from Texas Instruments (twice) but received no reply. It is presented here (for free) and this pdf version of the document is my copyright in much the same way as a photograph would be. If you believe the document to be under other copyright, please contact me.

The document should have been downloaded from my website <https://blunham.com/>, or any mirror site named on that site. If you downloaded it from elsewhere, please let me know (particularly if you were charged for it). You can contact me via my Genuki email page: <https://www.genuki.org.uk/big/eng/YKS/various?recipient=colin>

**You may not copy the file for onward transmission of the data nor attempt to make monetary gain by the use of these files. If you want someone else to have a copy of the file, point them at the website. (<https://blunham.com/Misc/Texas>). Please do not point them at the file itself as it may move or the site may be updated.**

It should be noted that most of the pages are identifiable as having been processed by me.

---

I put a lot of time into producing these files which is why you are met with this page when you open the file.

If you find missing pages, pages in the wrong order, anything else wrong with the file or simply want to make a comment, please drop me a line (see above).

It is my hope that you find the file of use to you.

Colin Hinson

In the village of Blunham, Bedfordshire.

**TMS 9900**  
**Floppy Disk Controller**  
B202 (MOSA5)

**Price £1.00**

**A Texas Instruments**  
**Application Report**



Copyright 1977  
By  
Texas Instruments  
All Rights Reserved

**PRINTED IN U.K.**

Information contained in this publication is believed to be accurate and reliable. However, responsibility is assumed neither for its use nor for any infringement of patents or rights of others that may result from its use. No license is granted by implication or otherwise under any patent or patent right of Texas Instruments or others.



## TABLE OF CONTENTS

SECTION	TITLE	PAGE
I.	INTRODUCTION . . . . .	1
II.	SYSTEM DESCRIPTION . . . . .	2
2.1	Data Terminal . . . . .	2
2.2	Floppy Disk Drive . . . . .	4
2.2.1	Floppy Disk . . . . .	4
2.2.2	Physical Data Structure . . . . .	6
2.2.3	Encoding Technique . . . . .	6
2.2.4	Track Format . . . . .	6
2.2.5	Cyclic Redundancy Check Character . . . . .	6
2.2.6	Reading Data . . . . .	9
2.2.7	Writing Data . . . . .	9
2.2.8	Track Formatting . . . . .	9
2.2.9	Floppy Disk Timing . . . . .	10
III.	HARDWARE DESCRIPTION . . . . .	11
3.1	Clock Generation and Reset . . . . .	11
3.2	CPU . . . . .	12
3.3	Memory Control . . . . .	12
3.4	Disk Read/Write Select . . . . .	13
3.5	Storage Memory . . . . .	13
3.6	Program Memory . . . . .	15
3.7	Control I/O . . . . .	16
3.8	Floppy Disk Drive Interface . . . . .	16
3.9	Index Pulse Synchronization . . . . .	17
3.10	Read Pulse Synchronization . . . . .	18
3.11	Bit Detector . . . . .	18
3.12	Bit Counter . . . . .	18
3.13	Write Control and Data . . . . .	19
3.14	Data Shift Register . . . . .	19
3.15	Clock Shift Register . . . . .	20

## TABLE OF CONTENTS (Continued)

SECTION	TITLE	PAGE
IV.	DISKETTE DATA TRANSFER . . . . .	21
4.1	Disk Write Operations . . . . .	21
4.2	Disk Read Operations . . . . .	24
4.2.1	Clock and Data Bit Detection . . . . .	24
4.2.2	Clock/Data Separation . . . . .	28
4.2.3	Byte Synchronization . . . . .	28
4.2.4	Reading Disk Data . . . . .	29
4.3	Read/Write Logic Combination . . . . .	29
V.	SOFTWARE . . . . .	32
5.1	Software Interface Summary . . . . .	32
5.2	Control Software . . . . .	32
5.2.1	Floppy Disk Control Program . . . . .	34
5.2.2	Operator Commands . . . . .	34
VI.	SUMMARY . . . . .	36

## LIST OF ILLUSTRATIONS

FIGURE	TITLE	PAGE
1.	TMS 9900 Floppy Disk Controller System . . . . .	1
2.	TI 733 KSR Terminal . . . . .	2
3.	Data Transmission Format . . . . .	3
4.	Terminal Interface . . . . .	3
5.	Floppy Disk Drive . . . . .	5
6.	Diskette Envelope and Diskette . . . . .	5
7.	F M Data Pattern .1011 . . . . .	6
8.	Track Recording Format . . . . .	7
9.	Hardware CRC Generation . . . . .	8
10.	Clock Generation and Reset . . . . .	11
11.	TMS 9900 CPU . . . . .	12
12.	Memory Control . . . . .	12
13.	Disk Read/Write Select . . . . .	13
14.	Storage Memory . . . . .	14
15.	Program Memory . . . . .	15
16.	Control I/O . . . . .	16
17.	Floppy Disk Drive Interface . . . . .	17
18.	Index Pulse Synchronization . . . . .	17
19.	INDSYN Timing . . . . .	18
20.	Read Pulse Synchronization . . . . .	18
21.	Bit Detector . . . . .	19
22.	Bit Counter . . . . .	19
23.	Write Control and Data . . . . .	20
24.	Data Shift Register . . . . .	20
25.	Clock Shift Register . . . . .	20
26.	Write Timing . . . . .	23
27.	Bit Shifting . . . . .	24
28.	Bit Detection Timing and Logic . . . . .	26
29.	Clock/Data Separation Timing . . . . .	29
30.	Disk Read Timing . . . . .	30
31.	Memory Address Assignments . . . . .	33
32.	Floppy Disk Control Program . . . . .	37

## LIST OF TABLES

<b>TABLES</b>	<b>TITLE</b>	<b>PAGE</b>
1.	RS-232C Signal Levels . . . . .	4
2.	Memory Address Assignments . . . . .	13
3.	Write Clock Patterns . . . . .	22
4.	Bit Shift Direction . . . . .	25
5.	Worst-Case Pattern Load Values . . . . .	27
6.	Data Mask . . . . .	27
7.	Bit Detector Counter Load Values . . . . .	28
8.	CRU Address Assignments . . . . .	32
9.	Operator Commands . . . . .	34
10.	Command Entry Parameters . . . . .	34
11.	Command Summary . . . . .	35



## SECTION I

### INTRODUCTION

This application report describes a TMS 9900 microprocessor system which controls a floppy disk drive and interfaces to an RS-232C type terminal. In addition to providing useful information for the design of a similar system, this application report also shows many of the design considerations for any TMS 9900 microprocessor system design.

The floppy disk is rapidly becoming the most widely accepted bulk storage medium for microprocessor systems. Using standard encoding techniques, a single floppy disk will contain in excess of 400K bytes of unformatted data. Access time to a random record of data is vastly superior to serial media such as cassettes and cartridges, and the medium is both non-volatile and removable.

The use of a microprocessor in the floppy-disk controller or "formatter" is desirable for a number of reasons. The number and cost of components is reduced: this design contains 24 integrated circuits, while random-logic designs typically contain more than 100. The commands from the user interface (in this case, the terminal) to the controller may be more sophisticated, relying on the microprocessor to interpret the commands. The microprocessor also enables the controller to perform diagnostic functions, both on the controller itself and on its associated drives, not available with a random-logic system.

The Texas Instruments TMS 9900 microprocessor is particularly well-suited to this application. The TMS 9900 is a 16-bit microprocessor capable of performing operations on single bits, bytes, and words. The CRU provides an economical port for bit-oriented input/output, while the parallel memory bus is available for high-speed data. The speed of operation of the TMS 9900 minimizes additional hardware requirements. The powerful memory-to-memory instruction set and large number of available registers simplify software, both in terms of number of assembly language statements and total program memory requirements.



## SECTION II

### SYSTEM DESCRIPTION

Figure 1 illustrates the relationship of the system elements. Commands are entered by the user at the terminal. These commands are serially transmitted to the controller. The controller interprets the commands and performs the operations specified, such as stepping the read/write head of the drive to a particular track, and reading or writing selected data.




Figure 1. TMS 9900 Floppy Disk Controller System

#### 2.1 DATA TERMINAL

The terminal used in this design is the Texas Instruments 733 KSR Silent Electronic Data Terminal (see Figure 2). Slight modifications to the software will allow the use of virtually any RS-232 terminal.




Figure 2. TI 733 KSR Terminal

The 733 KSR consists of a keyboard, printer, and a serial-communication line to the controller. The keyboard enables the operator to enter control commands and data for storage on floppy disc. The printer is used for echoing operator entries, data printout, and reporting of operational errors. The serial interface is full duplex, allowing data transmission both to and from the data terminal simultaneously.

Characters entered on the keyboard are transmitted to the controller in 7-bit ASCII code using asynchronous format, and characters to be printed are sent from the controller to the terminal in the same way. Transmission speed is 300 baud. The format for data transmission is shown in Figure 3.




Figure 3. Data Transmission Format

The line idle condition is represented by a logic one. When a character is to be transmitted, the ASCII character is preceded by a zero bit, followed by the 7-bit ASCII code, even parity bit, and the logic-one stop bit. Any amount of idle time may separate consecutive characters by maintaining the logic-one level. Reading data is accomplished by continuously monitoring the line for the one-to-zero transition at the beginning of the start bit. After delaying one-half bit time (1.67 ms) the line is again sampled to ensure that the start bit is valid. If so, the line is sampled each bit time (3.33 ms) until all of the bits of the character have been sampled. The initial one-half bit delay causes subsequent samples to be taken at the theoretical center of each bit, thus providing a margin for distortion due to time base differences between the transmitter and receiver.

The control signals for the terminal are shown in Figure 4.




Figure 4. Terminal Interface

Detailed description of the signals is provided in *Electronics Industries Association Standard RS-232C*. The signals used in this design are briefly described below.

DTRE – Data Terminal Ready is always on when power is applied to the controller, enabling operation of the serial interface by the terminal.

RTSE – Request to Send is on when a character is transmitted from the controller to the terminal.

XMTDE – Transmitted Data from the controller to the terminal.

RCVDE – Received Data from the terminal to the controller.

Signal levels conform to EIA Standard RS-232C, as shown in Table 1.

**Table 1. RS-232C Signal Levels**

Voltage Level	Data (XMTDE,RCVDE)	Control (DTRE,RTSE)
-25 to -3 VDC	1	OFF
+3 to +25 VDC	0	ON

The other important parameter for interfacing to the terminal is the amount of time required for a carriage return by the printer, which is 200 ms maximum for the 733 KSR.


## 2.2 FLOPPY-DISK DRIVE

The floppy-disk drive (Figure 5) is the electromechanical unit in which the recording medium, the floppy disk is inserted. The drive contains the electronics which control the rotation of the floppy disk, the reading and writing of data, and the positioning of the read/write head to select a particular track on the diskette.

### 2.2.1 Floppy Disk


The floppy disk, or diskette, is the recording medium (see Figure 6). It is enclosed in a plastic protective envelope which keeps foreign particles away from the recording surface. The inner material of the envelope is specially treated to minimize friction and static electricity discharge. The read/write head opening enables the head to come in contact with the recording surface. The index-access hole enables detection of the index hole.

When the index hole in the diskette becomes aligned with the index-access hole, an optical sensor generates the index pulse, providing a reference point for the beginning of each track. There are 77 concentric tracks for recording data. A particular track is accessed by moving the read/write head radially until the desired track is located.



A0001281

Figure 5. Floppy Disk Drive



A0001282

Figure 6. Diskette Envelope and Diskette

### 2.2.2 Physical Data Structure

The 77 tracks on a diskette are numbered from 00 (outermost) to 76 (innermost). Each track is subdivided into 26 sectors, or records, numbered sequentially from 1 to 26. Each sector consists of two fields: the ID field, which contains sector identification (track and sector number) and the data field, which contains 128 bytes of data.

### 2.2.3 Encoding Technique

The encoding technique used for representation of data on the diskette is a form of frequency modulation (FM), as shown in Figure 7. Each bit period is 4 microseconds long, resulting in a data-transfer rate of 250K bits per second. A pulse occurs at the beginning of each normal bit period. This pulse is called the clock pulse. If the data bit is a one, a pulse will occur also in the middle of the bit period, 2  $\mu$ s after the clock bit. If the data bit is a zero, no pulse occurs in the middle of the bit period.




Figure 7. FM Data Pattern 1011

Selected clock bits are deleted in special characters called marks. The absence of the clock bits results in unique sequences, used for synchronization at the beginning of fields.


### 2.2.4 Track Format

Each track is formatted to provide 26 “soft” sectors. The term soft sectoring means that the beginning of each sector is encoded on the medium through a unique bit sequence. Each of the sectors is separated by a gap of dummy data. Each of the two fields (ID and data) in each sector are also separated by a gap. The first byte of each field is a mark in which the clock pattern for the byte is  $C7_{16}$  rather than  $FF_{16}$ . The organization of data and clock bits on each track is shown in Figure 8.

### 2.2.5 Cyclic Redundancy Check Character

The last two bytes at the end of each ID and data field comprise the 16-bit cyclic redundancy check character (CRC). The CRC is generated by performing modulo-2 division on the data portion of the entire field (including the mark) by the polynomial  $X^{16} + X^{12} + X^5 + 1$ . Before generation of the CRC begins, the initial value is  $FFFF_{16}$ .

The analogous hardware operation is illustrated in Figure 9. All flip-flops are initially set to one. Each data bit in the field, beginning with the MSB of the mark byte, is shifted into the logic at DATAIN. The previous



POST INDEX GAP – 46 BYTES, DATA = 00, CLOCK = FF<sub>16</sub>

TRACK MARK – 1 BYTE, DATA = FC<sub>16</sub>, CLOCK = D7<sub>16</sub>

GAP 1 – 32 BYTES, DATA = 00, CLOCK = FF<sub>16</sub>

1            2            3            4            5            6            7

ID FIELD	– 7 BYTES:	CLOCK	C7 <sub>16</sub>	FF <sub>16</sub>	FF <sub>16</sub>	FF <sub>16</sub>	FF <sub>16</sub>	FF <sub>16</sub>	FF <sub>16</sub>	FF <sub>16</sub>
		DATA	FE <sub>16</sub>	TRACK NUMBER	00	SECTOR NUMBER	00	CRC1	CRC2	

ID GAP – 17 BYTES, DATA = 00, CLOCK = FF<sub>16</sub>

		1	2-129	130	131	
DATA FIELD	– 131 BYTES:	CLOCK	C7 <sub>16</sub>	FF <sub>16</sub>	FF <sub>16</sub>	FF <sub>16</sub>
		DATA	FB <sub>16</sub> OR F8 <sub>16</sub>	DATA	CRC1	CRC2

DATA GAP – 33 BYTES, DATA = 00, CLOCK = FF<sub>16</sub>

PRE INDEX GAP – 241 BYTES, DATA = 00, CLOCK = FF<sub>16</sub>

A0001284

Figure 8. Track Recording Format





MSB is exclusive ORed with the new input bit to generate a feedback term. This feedback term is stored in the LSB of the register, and is also exclusive ORed with other terms of the CRC. After all data bits of the field have been shifted in, the value in the register is the CRC. The most-significant byte is CRC1 and the least-significant byte is CRC2.

When reading the field, the identical operation is performed, presetting all flip-flops and shifting in all data bits. When reading, it is convenient to also shift in the CRC, causing the resultant value in the register to finally become all zeroes.

In this design, the CRC is calculated by software; however, the algorithm is identical.

### 2.2.6 Reading Data

The procedure for reading diskette data is as follows:

1. Search the serial-bit string for the ID mark (clock =  $C7_{16}$ , data =  $FE_{16}$ ).
2. Read the next four bytes to determine if the desired sector has been located. If not, return to 1.
3. Read the CRC for the ID field and compare it to the expected value. If incorrect, report error and/or return to 1.
4. Search the serial-bit string for either the data mark (clock =  $C7_{16}$ , data =  $FB_{16}$ ) or the deleted-data mark (clock =  $C7_{16}$ , data =  $F8_{16}$ ).
5. Read the next 128 bytes and save.
6. Read the CRC for the data field and compare it to the expected value. If incorrect, report error and/or return to 1.

Normally, if the process is not completed before two index pulses are detected, indicating a complete diskette revolution, the try has failed. Either a retry will be performed, or an error is reported.

### 2.2.7 Writing Data

When writing data, the sector is located as in steps 1 through 3 above. Then, the ID gap, the data field complete with CRC, and a pad byte (data = 0, clock =  $FF_{16}$ ) are written.

### 2.2.8 Track Formatting

The formatting process consists of writing all of the gaps, track mark, ID fields, and data fields, putting dummy data into the data bytes of the data field. After a track is formatted, only the ID gap, data field,

and the first byte of the data gap are altered when updating sectors. The number of bytes in the pre-index gap will possibly vary slightly, due to variations in the speed of revolution of the diskette.

### 2.2.9 Floppy-Disk Timing

Several important timing parameters pertain to the operation of the disk drive:

Bit transfer rate	250,000 bits/second
Track-to-track stepping time	10 milliseconds
Settling time (before read/write)	10 milliseconds
Rotational speed	360 RPM $\pm 2\%$
Head load time (before read/write)	35 milliseconds

Thus, data is transferred at a rate of 250K bits/second, or 31.25K bytes/second  $\pm 2\%$ . Stepping the head each track position requires 10 ms. An additional 10 ms delay must be observed after the final step before reliable data may be written or read. A delay of 35 ms must occur after the head is loaded ( $\overline{RDY} = 0$ ) before reliable data may be written or read.


## SECTION III

### HARDWARE DESCRIPTION

A complete logic diagram of the system is contained in the center of this report. The operation of each section is described separately.

#### 3.1 CLOCK GENERATION AND RESET

The TIM 9904 is used to generate the 4-phase MOS clocks for the TMS 9900 (see Figure 10). Ten ohm resistors are connected in series to the clock lines for damping. The TIM 9904 should always be located physically close to the TMS 9900 to minimize the length of the conductor run for the MOS clocks. The  $\phi_3$  TTL-level output is used in the synchronous disk read/write control logic.



A0001286

Figure 10. Clock Generation and Reset

A 48 MHz, third overtone crystal causes the clock frequency to be 3 MHz. The inductor of the LC tank circuit need not be variable; however, in wire-wrap prototypes the capacitance due to interconnect is difficult to predict. The  $\overline{\text{OSCIN}}$  input is held high to disable the external clock input.

The RC input to the Schmitt-D input provides power-on detection. The  $\overline{\text{RESETIN}}$  input is connected to an external pushbutton. The 100 ohm series resistor reduces contact arcing, thereby extending switch life.


### 3.2 CPU

The TMS 9900 requires a minimum of external logic. Note that both the data and address buses are connected directly to the memory and disk read/write control logic without buffering as shown in Figure 11. This is due to the ability of the TMS 9900 outputs to sink up to 3.2 mA with 200 pF capacitive load.

The  $\overline{\text{READY}}$  input is used to synchronize data transfers to and from the disk read/write control logic, eliminating the need for buffer registers. The  $\overline{\text{HOLD}}$ ,  $\overline{\text{LOAD}}$ , and interrupt functions are not used in this design and are tied to their inactive (high) level.


### 3.3 MEMORY CONTROL

Memory control logic, shown in Figure 12, consists of a simple decode of the high-order address lines, enabled by  $\overline{\text{MEMEN}}$ . Memory enabling signals are generated for EPROM ( $\overline{\text{ROMSEL-}}$ ), RAM ( $\overline{\text{RAMSEL-}}$ ), and the disk interface ( $\overline{\text{DISKSEL-}}$ ). Table 2 shows the memory address assignments.



A0001287

Figure 12. Memory Control



A0001288

Figure 11. TMS 9900 CPU

Table 2. Memory Address Assignments

Signal	A0	A1	Address Space	Function	Actually Used
ROMSEL-	0	0	000-3FFF	EPROM	000-07FF
DISKSEL-	0	1	4000-7FFF	Disk	7F8E-7FFE
RAMSEL-	1	0	8000-BFFF	RAM	8000-81FF
	1	1	C000-FFFF	Not Used	

Each of the enabling signals will be active when a memory cycle is being performed ( $\overline{\text{MEMEN}} = 0$ ) accessing its address space.


### 3.4 DISK READ/WRITE SELECT

The DISKSEL signal is further decoded to generate separate select lines for disk read (DISKRD-) and disk write (DISKWT-) operations.

$$\text{DISKRD-} = \overline{(\text{DISKSEL}) (\text{DBIN}) (\text{A14-})}, \text{ and}$$

$$\text{DISKWT-} = \overline{(\text{DISKSEL}) (\text{DBIN-}) (\text{A14})}.$$

Disk read and write operations are specified by different addresses, and are selected only when the DBIN signal is at the proper level for the direction of transfer (see Figure 13). This is required because of the sequence of machine cycles performed by the TMS 9900 when performing a memory-write operation. In the MOV instruction, the CPU first fetches the contents of the memory location to be altered, then replaces this value with the source operand. In this design, the disk read and write operations are controlled by the READY line to synchronize data transfers. If read and write signals were not generated separately, there would be ambiguity with respect to the type of operation desired.




A0001289

Figure 13. Disk Read/Write Select

This applies to all memory-mapped interfaces in TMS 9900 systems, i.e., the MOV instruction will cause a read operation to precede the write operation to the specified destination address.

### 3.5 STORAGE MEMORY

Storage memory, shown in Figure 14, is used for implementing workspace registers, maintenance of software pointers and counters, and buffering of a full sector of data.



A0001290

Figure 14. Storage Memory

This design utilizes four TMS 4042-2 RAMs, resulting in a 256-word array of RAM for temporary storage. This 256-word array may be addressed at locations 8000-BFFF, causing each memory location to be multiply defined (e.g., memory address 8000 selects the same word as memory address 8200). For simplicity, RAM will be referred to only as locations 8000-81FF.

Access times for the TMS 4042-2 are sufficiently fast to allow the TMS 9900 to access RAM without any wait states, thus READY will always be true when RAM is addressed. The output enable ( $\overline{OE}$ ) inputs require that the DBIN output from the TMS 9900 be inverted to gate RAM onto the data bus. The  $\overline{WE}$  output from the TMS 9900 is directly compatible with the R/ $\overline{W}$  input. Data and address lines are connected directly to the CPU.

### 3.6 PROGRAM MEMORY

Program memory (Figure 15) is used for storage of the machine code program to be executed by the TMS 9900. Also, constants, the RESET vector and XOP vectors are contained in this space.




Figure 15. Program Memory

Two TMS 2708 erasable programmable read-only memories (EPROMs) comprise the program memory for this design, resulting in 1024 words of EPROM. EPROM is addressed at memory locations 0000-3FFF. Since these addresses are multiply defined, EPROM will be described only as memory addresses 0000-07FF. Access times for the TMS 2708 are such that no wait states are required.




### 3.7 CONTROL I/O

All of the control and status signals which require individual testing, setting, or resetting are implemented on the CRU, the bit addressable I/O port for the TMS 9900.

The benefits of using the CRU for these functions is twofold. First, eight bits of input and eight bits of output can be implemented with two 16-pin devices, which are substantially smaller and lower in cost than if these functions were implemented on the parallel-data bus. The second benefit is increased software efficiency. Control and status testing operations can be performed with single one-word instructions, rather than the ORing, ANDing, and maintenance of software images necessary when performing single-bit I/O on the memory bus.

Eight bits of output are implemented with the TIM 9906 8-bit addressable latch. The CRUCLK line must be inverted for input to the TIM 9906. The eight input bits are implemented using the TIM 9905 8-to-1 multiplexer. Individual I/O bits are selected using the three least-significant address lines, A12–A14. The control I/O is illustrated in Figure 16.



A0001292

Figure 16. Control I/O

### 3.8 FLOPPY-DISK-DRIVE INTERFACE

All outputs to the drive are 7406 open-collector, high-voltage and current drivers. Pullups for the output signals are provided in the drive electronics. All inputs are terminated by 150 ohm pullup resistors to +5 volts, and are buffered and inverted. All input and output signals are active low.

$\overline{SEL}$  – Active when a stepping operation or a data transfer is being performed.

$\overline{RDY}$  – Active when the disk is ready to perform a stepping or transfer operation (i.e.,  $\overline{SEL} = 0$ , diskette is in place, door is closed, power is furnished to the drive).

$\overline{STEP}$  – A minimum  $10 \mu s$  pulse causes the read/write head to move one track position in the direction selected by  $\overline{STEPUP}$ .

$\overline{\text{STEPUP}}$  – When  $\overline{\text{STEPUP}} = 0$ , the read/write head moves in one track position. When  $\text{STEPUP} = 1$ , the head will move out (toward track 00).

$\overline{\text{TRK00}}$  – Active when the read/write head is located on the outermost track (track 00).

$\overline{\text{INDEX}}$  – As the diskette rotates in the drive, the index pulse occurs once per revolution, providing a reference point for the beginning of each track.

$\overline{\text{WRITE ENABLE}}$  – This signal must be active a minimum of  $4 \mu\text{s}$  before a write operation begins, and must be maintained active during the entire write operation.


$\overline{\text{WRITE DATA}}$  – This signal contains a series of pulses representing the data to be written to the disk in the FM format previously described.

$\overline{\text{READ DATA}}$  – This signal contains a series of pulses representing the data to be read from the disk in the FM format previously described.

Figure 17 illustrates the floppy-disk-drive interface.


### 3.9 INDEX PULSE SYNCHRONIZATION

Since the index pulse is a term in some of the expressions that are sampled by the CPU, it must be synchronous to the CPU. The circuit shown in Figure 18 generates a signal one  $\phi_3$  clock cycle long at the beginning of each index pulse from the drive. RDY will be inactive when the drive is turned off or the door is open, thus connection of RDY to the preset input of the flip-flop shown causes INDSYN to be active as long as  $\text{RDY} = 0$  (see Figure 19). Forcing INDSYN to be one when  $\text{RDY} = 0$  prevents the CPU from remaining in a wait state when the drive is disabled during data transfer.




A0001293

Figure 17. Floppy-Disk Drive Interface



A0001294

Figure 18. Index-Pulse Synchronization




A0001295

Figure 19. INDSYN Timing

### 3.10 READ PULSE SYNCHRONIZATION

The read-pulse synchronization logic, Figure 20, generates an active signal, BITIN, one clock cycle long each time a read pulse is detected during read operations. During write operations BITIN is maintained at a logic-one level.



A0001296


Figure 20. Read-Pulse Synchronization

### 3.11 BIT DETECTOR

The bit detector, Figure 21, consists of a 74LS163 counter and random logic contained in PROM. During write operations, the counter is used to time the  $2 \mu\text{s}$  spacing between clock bits and data bits. During read operations the bit detector is used to determine the time interval between successive read pulses. The key signal generated by the bit detector is BITTIME, which is active for one clock cycle every  $2 \mu\text{s}$  during disk writing, and which is active each time a one or zero bit is detected during read operations.

### 3.12 BIT COUNTER


The bit counter, Figure 22, is a 74LS163 used to count the number of bits currently read or written during disk-data transfers. Each time a clock or data bit is detected or written ( $\text{BITTIME} = 1$ ) the bit counter is



A0001297

Figure 21. Bit Detector

incremented. The two key outputs are BCNTA and BCNT = 15. BCNTA is the least-significant bit of the counter and is used to alternately select clock (BCNTA = 0) and data (BCNTA = 1) bits as the counter increments. BCNTA = 15 is active when a complete byte has been read or written. This signal establishes byte boundaries for the data and is used to synchronize the parallel data from the CPU to the serial-bit string and from the disk.



A0001298

Figure 22. Bit Counter

### 3.13 WRITE CONTROL AND DATA

Writing to the diskette is controlled by WRITE ENABLE, which is the inverted and buffered WTMODE signal. WTMODE is active when a write operation has been initiated by the CPU. The WRITE DATA signal is a series of negative pulses representing FM data to be recorded on the diskette. Figure 23 illustrates write control and data.

### 3.14 DATA SHIFT REGISTER

The data shift register, see Figure 24, is used for accumulation of data bits during read operations and storage of data bits to be shifted out during write operations. Data is transferred to and from the CPU via the eight most-significant data lines (D0–D7). The data shift register is device type 74LS299.




Figure 23. Write Control and Data

### 3.15 CLOCK SHIFT REGISTER

The clock shift register, Figure 25, is used for accumulation of clock bits during read operations and storage of clock bits to be shifted out during write operations. The clock shift register is device type 74198, which has separate parallel inputs and outputs. Three address lines, A9–A11, are connected to the parallel inputs. As data is loaded into the data shift register during write operations, these three address lines select the clock pattern for that byte (i.e., C7 for ID and data marks, D7 for track mark, FF for normal data). The parallel outputs (CLK0–CLK7) are used to detect mark clock patterns during read operations.




Figure 24. Data Shift Register




Figure 25. Clock Shift Register

## SECTION IV

### DISKETTE DATA TRANSFER

The previous section described the various functional blocks in the TMS 9900 floppy-disk controller. However, detailed information was not provided with respect to the logical relationships and timing of the control signal in the read/write control logic.

Most of the read/write control logic varies in function depending on the direction of transfer. This section will describe the operation of the logic separately for read and write operations. After both operations have been completely described, the combined operation will be explained.

#### 4.1 DISK-WRITE OPERATIONS

Disk writing is initiated by executing an instruction which writes data to the data shift register (i.e., when  $\text{DISKWT} = 0$ ). When this transfer occurs,  $\text{READY}$  is held low until a byte boundary occurs ( $\text{BCNT} = 15$ ), then  $\text{READY}$  becomes active, permitting completion of the write cycle. In this way, the data transfers are synchronized to the serial bit string.

To complete the transfer,  $\text{READY}$  must be active to the CPU, and the  $\text{CLKSH}$ ,  $\text{DTASH}$ , and  $\text{REGLD}$  signals to the clock and data shift registers must be active to permit loading.  $\text{READY} = \text{CLKSH} = \text{DTASH} = \text{REGLD} = (\text{DISKWT}) (\text{A13}) (\text{BCNT} = 15) + \dots$

The preceding equation indicates that the disk write must be performed with  $\text{A13} = 1$  for data transfer on byte boundaries. When formatting a track, the write operation must be synchronized with the index pulse, and the bit counter must be cleared regardless of its current state. When this type of write operation is to be performed,  $\text{A13}$  must be 0.

$$\text{READY} = \text{CLKSH} = \text{DTASH} = \text{REGLD} = (\text{DISKWT}) (\text{A13}) (\text{BCNT} = 15) + (\text{DISKWT}) (\text{A13}) (\text{INDSYN}) + \dots$$

$$\text{BCLR} = \overline{(\text{DISKWT}) (\text{A13}) (\text{INDSYN})} + \dots$$

As the data byte is loaded into the data shift register, address lines  $\text{A9}$ ,  $\text{A10}$ , and  $\text{A11}$  select the clock pattern to be loaded into the clock shift register (see Table 3).

**Table 3. Write Clock Patterns**

A9	A10	A11	Clock Pattern
0	0	0	C7 (ID and Data Mark)
0	0	1	D7 (Track Mark)
1	1	1	FF (Normal Data)

When the transfer is complete to the clock and data shift registers, the write mode (WTMODE) flip flop is set, causing  $\overline{\text{WRITE ENABLE}}$  to become active. If another byte is not written at the next byte boundary, WTMODE is reset, causing the control logic to revert to the read mode (RDMODE = 1). Also, control reverts to read mode and the bit counter is cleared when the index pulse occurs and when no write operation synchronized to the index pulse is being performed. This is useful when formatting a track, since  $\overline{\text{WRITE ENABLE}}$  will automatically be turned off when the second index pulse occurs. If an index pulse occurs during a write operation with A13 = 1, the CPU proceeds, but no data transfer takes place.

$$\text{WTMDD} = (\text{WTMODE}) (\text{BCNT} = 15-) (\text{INDSYN}-) + (\text{DISKWT}) (\text{A13}) (\text{BCNT} = 15) + (\text{DISKWT}) (\text{A13}-) \text{INDSYN}$$

$$\text{BCLR-} = \overline{\text{INDSYN}} + \dots$$

$$\text{READY} = (\text{DISKWT}) [(\text{A13}) (\text{BCNT} = 15) + \text{INDSYN}] + \dots$$

While WTMODE = 1, write data is generated by alternately shifting out bits from the clock and data shift register every two microseconds. Shifting of the clock shift register occurs when CLKSH = 1, and shifting of the data shift register when DTASH = 1. The shift is enabled by BITTIME, which is active for one clock cycle every 2  $\mu\text{s}$  by loading the counter with 10<sub>10</sub> each time TCNTCY = 1.

$$\text{BITTIME} = (\text{WTMODE}) (\text{TCNTCY}) + \dots$$

$$\text{TCNTLDD} = \text{TCNTLDB} = \text{WTMODE} + \dots$$


$$\text{CLKSH} = (\text{DISKWT}) [(\text{A13}) (\text{BCNT} = 15) + (\text{A13}-) (\text{INDSYN})] + (\text{WTMODE}) (\text{BCNTA}-) (\text{BITTIME}) + \dots$$

$$\text{DTASH} = (\text{DISKWT}) [(\text{A13}) (\text{BCNT} = 15) + (\text{A13}-) (\text{INDSYN})] + (\text{WTMODE}) (\text{BCNTA}) (\text{BITTIME}) + \dots$$

$$\text{WRTDTAD} = (\text{WTMODE}) (\text{BITTIME}) [(\text{CLK0}) (\text{BCNTA}-) + (\text{DTA0}) (\text{BCNTA})]$$

On even bit counts (BCNTA = 0) clock bits are shifted, and on odd bits (BCNTA = 1) data bits are shifted, producing the desired interleaving of clock and data bits. (See Figure 26.)





A0001302

Figure 26. Write Timing


## 4.2 DISK READ OPERATIONS

Any time disk write operations are not being performed, the read/write control logic defaults to the read mode (RDMODE = 1). The following functions are performed to enable the CPU to read diskette data:

1. Conversion of FM to digital data;
2. Separation of clock and data bits;
3. Byte synchronization of the bit string;
4. Assembly of the serial data into bytes to be ready by CPU.

### 4.2.1 Clock and Data Bit Detection


Clock and data bits read from the disk are represented as a series of pulses. Each logic one clock or data bit is simply a pulse. Logic zero data and clock bits are indicated by the absence of a pulse between two pulses separated by a full data period ( $4 \mu\text{s}$ ). Under ideal circumstances, detection of zero bits could be achieved by simply measuring the time between pulses. If  $t_{p2} - t_{p1} = 2 \mu\text{s}$ , no zero bit is present; and if  $t_{p2} - t_{p1} = 4 \mu\text{s}$ , a zero bit occurs between the two pulses.



Three phenomena make zero-bit detection more complex:

1. Variations in rotational speed of the disk;
2. Uncertainty of measured delays when using synchronous counters;
3. Apparent positional distortion or "bit-shifting" resulting from the tendency of pulses to move away from adjacent pulses.

Disk speed variations are typically specified at  $\pm 2\%$  by diskette drive manufacturers. Figure 27 illustrates the bit shifting phenomenon:



A0001303

Figure 27. Bit Shifting

Pulses in the string have a tendency to move away from each other, and the closer together the pulses, the stronger the tendency to separate. A zero bit causes contiguous pulses to move toward each other, reducing pulse separation and complicating zero detection.

The bit detector is used to generate the synchronous signal BITTIME, which is active when a one or zero bit has been detected.

$$\text{BITTIME} = (\text{RDMODE}) (\text{BITIN}) + \dots$$

Detection of zero bits is accomplished by measuring the time between successive pulses. When TCNTCY = 1 and BITIN = 0, a zero bit is detected.



$$\text{BITTIME} = (\text{RDMODE}) (\text{BITIN} + \text{TCNTCY}) + \dots$$

Data and clock bits could be detected by measuring the time between read pulses, and if this time is greater than  $3 \mu\text{s}$ , a zero bit is present; otherwise, no zero bit is present. Since the read pulse is asynchronous to the system, the time between pulses can only be measured to an accuracy of 333 ns ( $\pm 1$  clock cycle). For example, if the counter in Figure 28 is loaded with seven, no zero will be detected if the time between pulses ( $t_{p2} - t_{p1}$ ) is less than  $3.0 \mu\text{s}$ , and a zero will always be detected if  $t_{p2} - t_{p1} > 3.333 \mu\text{s}$ . If  $3.0 \mu\text{s} < t_{p2} - t_{p1} < 3.333 \mu\text{s}$ , an ambiguity occurs in that a zero may or may not be detected. Similarly, if the counter is loaded with eight rather than seven, no zero bit will be detected if  $t_{p2} - t_{p1} < 2.667 \mu\text{s}$ , a zero bit will be detected if  $t_{p2} - t_{p1} > 3.0 \mu\text{s}$ , and the result is indeterminate if  $2.667 \mu\text{s} < t_{p2} - t_{p1} < 3.0 \mu\text{s}$ . Most floppy-disk drive manufacturers specify that the maximum shift for any bit is 500 ns. Thus, two consecutive 1 bits may be separated by nearly  $3.0 \mu\text{s}$ , and two 1 bits separated by a zero bit may shift toward each other to result in a minimum separation of nearly  $3.0 \mu\text{s}$ . The combined distortion of consecutive 1 bits never fully reaches  $1 \mu\text{s}$ , but the 667 ns margin provided by loading the counter with either seven or eight does not provide for reliable, accurate reading of data. (See Figure 28.)

As stated previously, adjacent 1 bits affect the direction of distortion of a particular 1 bit, with the closest pulses having the greatest effect. Empirical observation indicates that only the two bit positions on either side of a pulse have significant effect on a pulse, as shown in Table 4.

Table 4. Bit Shift Direction

Bit n-2	Bit n-1	Bit n	Direction of Distortion For Bit n	Bit n+1	Bit n+2
0	1	1	→	0	1
0	1	1	—	1	0
0	1	1	←	1	1
1	0	1	—	0	1
1	0	1	←	1	0
1	0	1	←	1	1
1	1	1	→	0	1
1	1	1	→	1	0
1	1	1	—	1	1



BIT DETECTION TIMING AND LOGIC

A0001304

Figure 28. Bit Detection Timing and Logic

The most difficult detection problem is that of differentiating between two contiguous 1 bits which are shifted away from each other (worst case 11) and two 1 bits separated by a zero bit where the 1 bits move toward each other (worst case 101). The worst case 11 occurs in the patterns

			←	→				
Pattern A	0	1	1	1	1	0	,	and
Pattern B	1	0	1	1	0	1	.	
			→	←				

The worst case 101 occurs in the patterns

			→	←				
Pattern C	0	1	1	0	1	1	,	and
Pattern D	1	1	1	0	1	1	.	
			→	←				

The timing logic is such that the period of uncertainty does not lie in the area where a severely distorted pulse will occur; that is, when the worst case 11 can occur, and  $t_{p2} - t_{p1} < 3.0 \mu s$ , the logic always

indicates that no zero was detected; when the worst case 101 can occur and  $t_{p2} - t_{p1} > 3.0 \mu s$ , a zero is always detected. To accomplish this, the value loaded into the counter is shown in Table 5.

**Table 5. Worst Case Pattern Load Values**


Pattern	Bit n-2	Bit n-1	Bit n	Bit n+1	Bit n+2	Bit n+3	Load Value
A	0	1	1	1	1	0	7
B	1	0	1	1	0	1	7
C	0	1	1	0	1	1	8
D	1	1	1	0	1	1	8

When bit n is detected, the counter is loaded with the value shown, dependent upon the data pattern.

Accommodation of patterns B and D are simple, since bits following that being sampled don't matter. Patterns A and C present the problem that, as the serial pulses are being read, the logic does not know what bits n+1, n+2, and n+3 are going to be.

Further analysis of the data format reveals that patterns A and C occur only when an ID or data mark are being read, see Table 6.

**Table 6. Data Mark**



Pattern A can only occur at the beginning of an ID, data, or deleted data mark, and pattern C can only occur in a data mark. With pattern A, the first 0 is a data bit, and with pattern C, the first 0 is a clock bit. BCNTA selects whether the current 1 bit is to be shifted into the clock or data shift register. The previous two bits are CLK7 and DTA7, the LSB's of the clock and data shift registers, and the order of these bits is determined by BCNTA. Using this information, the values loaded into the counter are as shown in Table 7.

$$TCNTLDD = (RDMODE) [(CLK7) (DTA7) + (BCNTA-) (DTA7)] + \dots$$

$$TCNTLDB = (RDMODE) [(DTA7-) + (BCNTA) (CLK7-)] + \dots$$

The bit detector will thus adjust its count interval to accommodate the worst-case distortion which can occur for the anticipated data pattern.

Table 7. Bit Detector Counter Load Values

BCNTA	CLK7	DTA7	Load Value
0	0	0	Illegal
0	0	1	8
0	1	1	8
0	1	0	7
1	1	0	7
1	1	1	8
1	0	1	7
1	0	0	Illegal

#### 4.2.2 Clock/Data Separation

Each time BITTIME is active, a new clock or data bit is shifted in. The value of the clock or data bit is BITIN. Since clock and data bits are interleaved, the value of BITIN will be alternately shifted into the clock or data shift register each time BITTIME is active. This is accomplished by incrementing the bit counter each time BITTIME is active, causing BCNTA to toggle. The equations for shifting the clock and data shift registers are:

$$\text{CLKSH} = (\text{BITTIME}) (\text{BCNTA}-) (\text{RDMODE}) + \dots$$

$$\text{DTASH} = (\text{BITTIME}) (\text{BCNTA}) (\text{RDMODE}) + \dots$$

When four consecutive zeroes are detected in the clock shift register, the order in which bits go to the clock and data shift registers is reversed, since four consecutive zero clock bits never occur in the recording format used. This is accomplished by the control signal:

$$\text{BCLD-} = \overline{(\text{CLK4-}) (\text{CLK5-}) (\text{CLK6-}) (\text{CLK7-})}.$$


When this signal becomes active, the bit counter is cleared to zero, and remains cleared until the next 1 bit is detected. This 1 bit is directed to the clock shift register, causing BCLD- to become inactive and normal operation is resumed. Synchronization is thus assured at the beginning of each ID and data field because each field is preceded by several bytes with all zero data bits and all one clock bits.

The timing for clock/data separation is shown in Figure 29.

#### 4.2.3 Byte Synchronization

Initial byte synchronization is achieved when reading an ID or data field by detecting the unique clock pattern of  $C7_{16}$  which occurs only in ID and data marks. The mark detect signal is expressed by the equation:

$$\text{MRKDT} = (\text{CLK0}) (\text{CLK1}) (\text{CLK2-}) (\text{CLK3-}) (\text{CLK4-}) (\text{CLK5}) (\text{CLK6}) (\text{CLK7})$$



A0001305

Figure 29. Clock/Data Separation Timing

After the mark is detected, one additional BITTIME must occur, allowing the data bit to be shifted into the data shift register.

#### 4.2.4 Reading Disk Data

Two types of disk reads may be performed. When reading an ID or data field, the first byte read is always the ID or data mark. This is accomplished by performing a disk read with  $A13 = 0$ . The READY input signal will not become active until  $MRKDT = 1$  and  $BITTIME = 1$ . After the mark is read, byte synchronization is established and subsequent disk reads are performed with  $A13 = 1$ . In this case, READY becomes true at each byte boundary when  $BCNT = 15$ .

$$READY = (DSKRD) [(BCNTA) (MRKDT) (BITTIME) (A13-) + (BCNT = 15) (A13) + INDSYN] + \dots$$

The addresses for the two types of disk reads are  $7FF8_{16}$  for reading marks, and  $7FFC_{16}$  for reading normal data. The INDSYN term of the above equation causes the read operation to be completed any time the index pulse is detected or when the disk becomes not ready. (See Figure 30.)

### 4.3 READ/WRITE LOGIC COMBINATION

This subsection summarizes the equations for the control lines resulting from the combination of the read and write control functions.

$$BCLD- = \overline{(\overline{CLK4-}) (\overline{CLK5-}) (\overline{CLK6-}) (\overline{CLK7-})}$$

$$BCLR- = \overline{(RDMODE) (MRKDT) (BCNTA) (BITTIME) + (INDSYN)}$$








Figure 30. Disk Read Timing



A0001308

Logic Diagram, TMS 9900 Floppy Disk Controller  
(Sheet 1 of 2)



- TCNTLDB = (DTA7-) + (CLK7-)(BCNTA) + (RDMODE-)
- TCNTLDD = (CLK7)(DTA7) + (DTA7)(BCNTA-) + (RDMODE-)
- BITTIME = (TCNTCY) + (BITIN)(RDMODE)
- WRTDTAD = (RDMODE-)(TCNTCY)(CLK0)(BCNTA-)(DTA0)(BCNTA)
- BCLR- = (RDMODE)(MRKDT)(BCNTA)(BITTIME) + (INDSYN)
- WTMDD = (RDMODE-)(BCNT-15-)(INDSYN-) + (DISKWT)(BCNT-15)(A13) + (DISKWT)(INDSYN)(A13-)
- READY = (INDSYN) + (DISKRD-)(DISKWT-) + (DISKRD)(A13-)(MRKDT)(BCNTA)(BITTIME) + (A13)(BCNT-15)
- DTASH = (BCNTA)(BITTIME) + (DISKWT)(A13)(BCNT-15) + (DISKWT)(A13-)(INDSYN)
- REGLD = (DISKWT)(A13)(BCNT-15) + (DISKWT)(A13-)(INDSYN)
- CLKSH = (BCNTA-)(BITTIME) + (DISKWT)(A13)(BCNT-15) + (DISKWT)(A13-)(INDSYN)
- BCLD- = (CLK4-)(CLK5-)(CLK6-)(CLK7-)
- MRKDT = (CLK0)(CLK1)(CLK2-)(CLK3-)(CLK4-)(CLK5)(CLK6)(CLK7)

**Logic Diagram, TMS 9900 Floppy Disk Controller**  
(Sheet 2 of 2)

**BITTIME**

$$\begin{aligned} \text{BITTIME} &= (\text{WTMODE}) (\text{TCNTCY}) + (\text{RDMODE}) [(\text{BITIN}) + (\text{TCNTCY})] \\ &= (\text{TCNTCY}) + (\text{RDMODE}) (\text{BITIN}) \end{aligned}$$

**CLKSH**

$$\begin{aligned} \text{CLKSH} &= (\text{DISKWT}) [(A13) (\text{BCNT} = 15) + (A13-) (\text{INDSYN})] + (\text{WTMODE}) (\text{BCNTA-}) \\ &\quad (\text{BITTIME}) + (\text{RDMODE}) (\text{BCNTA-}) (\text{BITTIME}) \\ &= (\text{DISKWT}) [(A13) (\text{BCNT} = 15) + (A13-) (\text{INDSYN})] + (\text{BCNTA-}) (\text{BITTIME}) \end{aligned}$$

**DTASH**

$$\begin{aligned} \text{DTASH} &= (\text{DISKWT}) [(A13) (\text{BCNT} = 15) + (A13-) (\text{INDSYN})] + (\text{WTMODE}) (\text{BCNTA}) (\text{BITTIME}) \\ &\quad + (\text{RDMODE}) (\text{BCNTA}) (\text{BITTIME}) \\ &= (\text{DISKWT}) [(A13) (\text{BCNT} = 15) + (A13-) (\text{INDSYN})] + (\text{BCNTA}) (\text{BITTIME}) \end{aligned}$$

**MRKDT**

$$\text{MRKDT} = (\text{CLK0}) (\text{CLK1}) (\text{CLK2-}) (\text{CLK3-}) (\text{CLK4-}) (\text{CLK5}) (\text{CLK6}) (\text{CLK7})$$

**READY**

$$\begin{aligned} \text{READY} &= (\text{DISKWT}) [(A13) (\text{BCNT} = 15) + (\text{INDSYN})] + (\text{DISKWT-}) (\text{DISKRD-}) + (\text{DISKRD}) \\ &\quad [(A13) (\text{BCNT} = 15) + (\text{INDSYN}) + (A13-) (\text{MRKDT}) (\text{BCNTA}) (\text{BITTIME})] \\ &= (\text{DISKWT-}) (\text{DISKRD-}) + (A13) (\text{BCNT} = 15) + (\text{INDSYN}) + (\text{DISKRD}) (A13-) \\ &\quad (\text{MRKDT}) (\text{BCNTA}) (\text{BITTIME}) \end{aligned}$$

**REGLD**

$$\text{REGLD} = (\text{DISKWT}) [(A13) (\text{BCNT} = 15) + (A13-) (\text{INDSYN})]$$

**TCNTLDB**

$$\begin{aligned} \text{TCNTLDB} &= (\text{WTMODE}) + (\text{RDMODE}) [(\text{DTA7-}) + (\text{BCNTA}) (\text{CLK7-})] \\ &= (\text{WTMODE}) + (\text{DTA7-}) + (\text{BCNTA}) (\text{CLK7-}) \end{aligned}$$

**TCNTLDD**

$$\begin{aligned} \text{TCNTLDD} &= (\text{WTMODE}) + (\text{RDMODE}) [(\text{CLK7}) (\text{DTA7}) + (\text{BCNTA-}) (\text{DTA7})] \\ &= (\text{WTMODE}) + (\text{CLK7}) (\text{DTA7}) + (\text{BCNTA-}) (\text{DTA7}) \end{aligned}$$

**WRTDTAD**

$$\begin{aligned} \text{WRTDTAD} &= (\text{WTMODE}) (\text{BITTIME}) [(\text{CLK0}) (\text{BCNTA-}) + (\text{DTA0}) (\text{BCNTA})] \\ &= (\text{WTMODE}) (\text{TCNTCY}) [(\text{CLK0}) (\text{BCNTA-}) + (\text{DTA0}) (\text{BCNTA})] \end{aligned}$$

**WTMDD**

$$\text{WTMDD} = (\text{WTMODE}) (\text{BCNT} = 15-) (\text{INDSYN-}) + (\text{DISKWT}) [(A13) (\text{BCNT} = 15) + (A13-) (\text{INDSYN})]$$

## SECTION V

### SOFTWARE

The software design of a microprocessor system is as important as its hardware design. In this system, several functions which are normally performed by hardware are instead done in software in order to reduce device count. Examples of hardware/software tradeoffs include timing, transmit/receive, and CRC calculation.

#### 5.1 SOFTWARE INTERFACE SUMMARY

The memory map in Figure 31 shows the memory address assignments for program memory, storage memory and the floppy-disk interface.


The CRU bit address assignments are summarized in Table 8 below.

Table 8. CRU Address Assignments

Bit Address	Output	Input
0	XMTOUT	RCVIN
1	RTS—	
2		
3		
4	SEL	INDEX
5		
6	STEP	TRK00
7	STEPUP	RDY

#### 5.2 CONTROL SOFTWARE

Rather than providing individual examples of each individual control and data transfer function, all of the functions are combined to demonstrate complete system operation. The control software is modular, and the various subroutines may easily be adapted to different configurations of a TMS 9900 floppy-disk controller.



A0001309

Figure 31. Memory Address Assignments

## 5.2.1 Floppy-Disk Control Program

This program contains the complete software for interfacing the TMS 9900 floppy-disk controller to both the RS-232 terminal and the floppy-disk drive.

## 5.2.2 Operator Commands

The commands listed in Table 9 are available to the terminal operator. These commands enable the user to write and read data to and from the diskette, format tracks, display and enter data from memory, and execute from a selected address. The user is able to load and execute diagnostics in addition to performing normal data transfer operations. When errors are encountered, error information is reported at the terminal.

Table 9. Operator Commands

? <u>WA</u>	TRACK = ct <u>st</u> ,	SECTOR = cs <u>ss</u> ,	NUMBER = <u>sn</u>
? <u>WH</u>	TRACK = ct <u>st</u> ,	SECTOR = cs <u>ss</u> ,	NUMBER = <u>sn</u>
? <u>WD</u>	TRACK = ct <u>st</u> ,	SECTOR = cs <u>ss</u> ,	NUMBER = <u>sn</u>
? <u>BA</u>	TRACK = ct <u>st</u> ,	SECTOR = cs <u>ss</u> ,	NUMBER = <u>sn</u>
? <u>RH</u>	TRACK = ct <u>st</u> ,	SECTOR = cs <u>ss</u> ,	NUMBER = <u>sn</u>
? <u>FM</u>	TRACK = ct <u>st</u>	END TRACK = st <u>et</u>	
? <u>MD</u>	<u>sadd</u> <u>eadd</u>		
? <u>ME</u>	<u>sadd</u>		
? <u>MX</u>	<u>sadd</u>		

Underscored characters are entered by the user. All others are supplied by the controller. The lower case fields are hexadecimal values. If the users enters a blank into these fields, the default value is used by the controller. Entry of any non-printable character (e.g., Carriage Return, ESCape) during command entry causes the command to be aborted. Entry of a non-hexadecimal value in hexadecimal fields causes the command to be aborted.

Table 10 lists the command entry parameters and Table 11 gives a summary of the commands.

Table 10. Command Entry Parameters

Parameter	Definition	Default Value	Range
ct	Current track number	—	00 ≤ ct ≤ 4C (76 <sub>10</sub> )
st	Starting track number	ct	00 ≤ st ≤ 4C
cs	Current sector number	—	01 ≤ cs ≤ 1A (26 <sub>10</sub> )
ss	Starting sector number	cs	01 ≤ ss ≤ 1A
sn	Number of sectors	01	01 ≤ sn ≤ FF(255 <sub>10</sub> )
et	Ending track number	st	st ≤ et ≤ 4C
sadd	Starting address	8000	0 ≤ sadd ≤ FFFF
eadd	Ending address	sadd	0 ≤ eadd ≤ FFFF

**Table 11. Command Summary**

<b>Command</b>	<b>Description</b>
WA	Write ASCII. The ASCII character strings entered by the user are written sequentially onto the diskette. Each sector may be terminated, filling remaining bytes with 00, by entry of any non-printable character (ASCII code < 20 <sub>16</sub> ) other than ESCape. Entry of ESCape aborts the command.
WH	Write Hexadecimal. Hexadecimal bytes entered by the user are written sequentially onto the diskette. Sector termination and abort are performed in the same way as for the WA command.
WD	Write Deleted Data. Same as WH command, except the Deleted Data Mark (Clock = C7 <sub>16</sub> Data = F8 <sub>16</sub> ) rather than the Data Mark (Clock = C7 <sub>16</sub> , Data = FB <sub>16</sub> ) is written at the beginning of the Data Field.
RA	Read ASCII. The specified sectors are read and printed out as ASCII character strings. Each sector is printed beginning at a new line, and printing continues until the end of the sector, or until a non-printable ASCII character is encountered. When more than 80 characters are printed, the controller prints the eighty-first character in the first position of the next line. The command may be aborted at the end of any sector by depressing the BREAK key before the last character of the sector is printed. If a Deleted Data field is encountered, it is reported, and normal operation continues.
RH	Read Hexadecimal. The specified sectors are read and printed out as hexadecimal bytes, 16 bytes per line. The command may be aborted by depressing the BREAK key before the last character of any line is printed. If a Deleted Data field is encountered, it is reported and normal operation continues.
FM	Format Track. The specified tracks are completely rewritten with gaps, Track Marks, ID fields, and Data fields. All zero data is written into the 128 bytes of the data field.
MD	Memory Display. The contents of the specified memory addresses are printed out in hexadecimal byte format. The address of the first word of each line is printed, followed by 16 bytes. The command may be aborted by depressing the BREAK key before the last character of any line is printed.
ME	Memory Enter. Beginning with the selected location, the memory address and contents are printed. If it is to be modified, the user enters a hexadecimal byte value which will be stored at that address. If the value is not to be changed, the user enters a blank character (SPACE bar). The address is then incremented and the process is repeated until a non-hex character is entered, terminating the command.
MX	The CPU begins execution at the selected memory location.

Figure 32 shows the control software for the system described in this application report.



## SECTION VI

### SUMMARY

This application report has provided a thorough discussion of the TMS 9900 floppy-disk controller hardware and software system design. The economy of the CRU and the high throughput capability of the memory bus result in an economical, powerful system. The memory-to-memory architecture of the TMS 9900, along with its powerful instruction set and addressing capability, make the TMS 9900 ideally suited for applications where large amounts of data manipulation are necessary. Also, software development time is optimized by the minimization of lines of code resulting from the memory-to-memory instructions and large number of working registers.

It is likely that the designer using this application report will have requirements that are not addressed in this design. Variations in the sector length are accommodated with slight software modification. Higher density recording formats such as MFM and M<sup>2</sup>FM require changes in the bit detector and data-separation logic. Higher throughput can be achieved by using an LSI terminal interface such as the TMS 9902 asynchronous communication controller and hardware CRC generation. Controlling multiple disks requires only the addition of drive select control lines. In short, variations on this design are easily implemented through slight hardware and software modifications.

















	0152	0083✓			
0297	0154	16--	JNE	NOTESC	IF NOT, CONTINUE
0298	0156	0420	BLWP	@RTRNVC	ELSE, ABORT COMMAND
	0158	0142✓			
0299	015A	9809	NOTESC	CB R9, @BLANK	COMPARE TO BLANK
	015C	0084✓			
	0154♦♦	1602			
0300	015E	13--	JEQ	HRC2RT	IF = BLANK, RETURN
0301					ELSE, CONVERT TO HEXADECIMAL
0302	0160	0229	AI	R9, ->3000	SUBTRACT ASCII BIAS
	0162	D000			
0303	0164	11--	JLT	HRC2AB	IF LESS THAN >30, ABORT
0304	0166	0289	CI	R9, >A00	TEST FOR NUMERIC
	0168	0A00			
0305	016A	11--	JLT	NDHAJ	IF NUMERIC, SKIP
0306	016C	0229	AI	R9, ->700	ELSE, SUBTRACT ALPHA BIAS
	016E	F900			
0307	0170	0289	CI	R9, >A00	IF LESS THAN >41, ABORT
	0172	0A00			
0308	0174	11--	JLT	HRC2AB	
0309	0176	0289	CI	R9, >FFF	COMPARE TO ASCII F
	0178	0FFF			
0310	017A	15--	JGT	HRC2AB	IF GREATER THAN, ABORT
0311	017C	F289	NDHAJ	SDCB R9, R10	STORE HEX VALUE IN
	016A♦♦	1108			ACCUMULATOR
0312					INCREMENT CHARACTER COUNT
0313	017E	0588	INC	R8	IF NOT 0, SKIP
0314	0180	16--	JNE	HRC2ND	SHIFT HEX ACCUMULATOR
0315	0182	0A4A	SLA	R10, 4	FETCH SECOND CHARACTER
0316	0184	10E4	JMP	HRC2LP	STORE HEX VALUE
0317	0186	D6CA	HRC2ND	MOVB R10, ♦R11	
	0180♦♦	1602			AT SPECIFIED LOCATION
0318					RETURN
0319	0188	0380	HRC2RT	RTWP	
	015E♦♦	1314			
0320	018A	C3AD	HRC2AB	MOV @20(R13), R14	MODIFY RETURN PC
	018C	0014			
	0164♦♦	1112			
	0174♦♦	110A			
	017A♦♦	1507			
0321	018E	10FC	JMP	HRC2RT	RETURN

Figure 32. Floppy Disk Control Program (Sheet 8 of 28)









```

0445 *****
0446 *
0447 *      SUBROUTINE:  CRCI
0448 *
0449 *      CALLING SEQUENCE:  CRCI 0
0450 *
0451 *      THE CRC IS CALCULATED FOR THE ID FIELD IMAGE
0452 *      CONTAINED IN MEMORY AND STORED IN THE LAST 2
0453 *      BYTES OF THE FIELD.
0454 *
0455 022C 020A  CRCIPC LI  R10, IDFLD      SET UP ID FIELD POINTER
      022E 80F7
      005E♦♦022C
0456 0230 0209      LI  R9,5          SET UP ID FIELD COUNT
      0232 0005
0457 0234 06A0      BL  @CRCALC      CALCULATE CRC
      0236 ----
0458 0238 0380      RTMP              RETURN
0459 *****
0460 *
0461 *      SUBROUTINE:  CRCD
0462 *
0463 *      CALLING SEQUENCE:  CRCD 0
0464 *
0465 *      THE CRC IS CALCULATED FOR THE DATA FIELD IMAGE
0466 *      CONTAINED IN MEMORY AND STORED IN THE LAST 2
0467 *      BYTES OF THE FIELD.
0468 *
0469 023A 020A  CRCDPC LI  R10, DTAFLD   SET UP DATA FIELD POINTER
      023C 80FF
      0062♦♦023A
0470 023E 0209      LI  R9,129       SET UP DATA FIELD COUNT
      0240 0081
0471 0242 06A0      BL  @CRCALC      CALCULATE CRC
      0244 ----
0472 0246 0380      RTMP              RETURN

```

Figure 32. Floppy Disk Control Program (Sheet 13 of 28)

```

0474 *****
0475 *
0476 *      SUBROUTINE:  CRCALC
0477 *
0478 *      CALLING SEQUENCE:  LI   R10,FLDADD
0479 *                          LI   R9,FLDCNT
0480 *                          BL   @CRCALC
0481 *
0482 *      THE CYCLIC REDUNDANCY CHECK CHARACTER (CRC) FOR
0483 *      THE FIELD ADDRESSED BY R10 IS CALCULATED
0484 *      AND STORED IN THE LAST 2 BYTES OF THE
0485 *      FIELD.  THE LENGTH OF THE FIELD (EXCLUDING CRC)
0486 *      IS SPECIFIED BY R9.  THE CRC POLYNOMIAL IS
0487 *      X**16+X**12+X**5+1.  BEFORE CRC CALCULATION
0488 *      BEGINS, THE PARTIAL CRC IS PRESET TO ALL ONES.
0489 *      R7, R8, R9, AND R10 ARE DESTROYED.
0490 *
0491 0248 0708 CRCALC SETD R8          PRESET PARTIAL CRC
      0236**0248/
      0244**0248/
0492 024A 0407 CRCLP CLR R7          CLEAR SCRATCH REGISTER
0493 024C D1FA      MOVB *R10+,R7    FETCH NEXT BYTE
0494 024E 2A07      XOR R7,R8        XOR NEW BYTE WITH CRC
0495 0250 C108      MOV R8,R7        MOVE TO SCRATCH REG
0496 0252 0947      SRL R7,4        SHIFT SCRATCH RIGHT 4
0497 0254 2908      XOR R8,R7        XOR CRC WITH SCRATCH
0498 0256 0247      ANDI R7,>FF00    MASK OFF LOWER BYTE
      0258 FF00
0499 025A 0947      SRL R7,4        SHIFT SCRATCH RIGHT 4
0500 025C 2A07      XOR R7,R8        XOR SCRATCH WITH CRC
0501 025E 0B77      SRC R7,7        ROTATE SCRATCH RIGHT 7
0502 0260 2A07      XOR R7,R8        XOR SCRATCH WITH CRC
0503 0262 0608      SWPB R8         REVERSE BYTES IN CRC
0504 0264 0609      DEC R9          DECREMENT BYTE COUNT
0505 0266 16F1      JNE CRCLP       IF NOT 0, FETCH NEXT BYTE
0506 0268 DE88      MOVB R8,*R10+    ELSE, TRANSFER
0507 026A 0609      SWPB R8         CRC TO THE END
0508 026C D688      MOVB R8,*R10    OF THE FIELD
0509 026E 045B      RT              RETURN

```

Figure 32. Floppy Disk Control Program (Sheet 14 of 28)





0556	0294	1F07	TB	RDY	CHECK DRIVE STATUS
0557	0296	13--	JEQ	TKCNTU	IF READY, CONTINUE
0558	0298	2060	ERPT	@NRDYS	ELSE, REPORT ERROR
0559	029C	024B	TKCNTU	MOV R11,R9	SAVE NEW TRACK NUMBER
	0296	◆◆1302			
0560	029E	0989	SRL	R9,8	TO RIGHT BYTE OF R9
0561	02A0	13--	JEQ	TKT00	IF 0, CLEAR TRACK
0562	02A2	0289	CI	R9,76	NEW TRACK NUMBER IN RANGE?
	02A4	004C			
0563	02A6	12--	JLE	TKNZRD	IS 00, SKIP
0564	02A8	04C9	CLR	R9	ELSE, CLEAR NEW TRACK NUMBER
0565	02AA	06A0	TKT00	BL @TKCLR	STEP TO TRACK 00
	02AC	----			
	02A0	◆◆1304			
0566	02AE	10--	JMP	TKSTRT	RETURN
0567	02B0	02A0	TKNZRD	MOV @TKNUM,R10	FETCH OLD TRACK NUMBER
	02B2	80F8			
	02A6	◆◆1204			
0568	02B4	098A	SRL	R10,8	MOVE TO RIGHT BYTE
0569	02B6	16--	JNE	TKNZR1	IF NOT 00, CONTINUE
0570	02B8	06A0	BL	@TKCLR	ELSE, STEP TO TRACK 00
	02BA	----			
0571	02BC	8289	TKNZR1	C R9,R10	COMPARE NEW TRACK
	02B6	◆◆1602			
0572			◆		TO OLD TRACK NUMBER
0573	02BE	11--	JLT	STP0UT	IF LESS THAN, STEP OUT 1 TRACK
0574	02C0	13--	JEQ	TKSTRT	IF EQUAL, RETURN
0575	02C2	1D07	SBD	STEPUP	ELSE, STEP IN 1 TRACK
0576	02C4	058A	INC	R10	INCREMENT OLD TRACK
0577	02C6	10--	JMP	TKGD	STEP HEAD
0578	02C8	1E07	STP0UT	SBZ STEPUP	SELECT STEP OUT
	02BE	◆◆1104			
0579	02CA	060A	DEC	R10	DECREMENT OLD TRACK
0580	02CC	06A0	TKGD	BL @TKSTEP	STEP HEAD
	02CE	----			
	02C6	◆◆1002			
0581	02D0	10F5	JMP	TKNZR1	REPEAT FOR NEXT STEP
0582	02D2	06C9	TKSTRT	SMPB R9	MOVE NEW TRACK NUMBER
	02AE	◆◆1011			
	02C0	◆◆1308			
0583			◆		TO LEFT BYTE
0584	02D4	0809	MOV	R9,@TKNUM	UPDATE TRACK NUMBER
	02D6	80F8			
0585	02D8	0380	RTWP		RETURN

Figure 32. Floppy Disk Control Program (Sheet 16 of 28)

```

0587 *****
0588 *
0589 *      SUBROUTINE:  TKCLR
0590 *
0591 *      CALLING SEQUENCE:  BL  @TKCLR
0592 *
0593 *      THE READ/WRITE HEAD IS STEPPED OUT UNTIL
0594 *      THE TRK00 STATUS SIGNAL BECOMES ACTIVE.
0595 *      THE CONTENTS OF R8 AND R11 ARE DESTROYED.
0596 *
0597 02DA  C208  TKCLR  MOV  R11,R8          SAVE RETURN LINKAGE
      02AC♦♦02DA'
      02BA♦♦02DA'
0598 02DC  1F07  TKCLP  TB   RDY          TEST DRIVE STATUS
0599 02DE  16--          JNE  TKCABT      IF NOT READY, ABORT
0600 02E0  1F06          TB   TRK00      TEST TRACK 00 STATUS SIGNAL
0601 02E2  16--          JNE  TKICNT      IF NOT ACTIVE,CONTINUE
0602 02E4  0458          B   *R8          ELSE, RETURN
0603 02E6  1E07  TKICNT  SBZ  STEPUP      SET TO STEP OUT
      02E2♦♦1601
0604 02E8  06A0          BL   @TKSTEP      STEP HEAD
      02EA  ----
0605 02EC  10F7          JMP  TKCLP      CONTINUE LOOP
0606 02EE  04C8  TKCABT  CLR  R8          SET TRACK
      02DE♦♦1607
0607 02F0  D808          MOVB R8,@TKNUM      NUMBER TO 00
      02F2  80F8
0608 02F4  2C60          ERPT @NRDYMS      REPORT ERROR AND ABORT
      02F6  0025'
0609 *****
0610 *
0611 *      SUBROUTINE:  TKSTEP
0612 *
0613 *      CALLING SEQUENCE:  BL  @TKSTEP
0614 *
0615 *      THE STEP PULSE IS GENERATED FOR 11.3
0616 *      MICROSECONDS AND THE HEAD STEP DELAY
0617 *      IS OBSERVED.
0618 *
0619 02F8  1D06  TKSTEP  SBD  STEP          SET STEP SIGNAL
      02CE♦♦02F8'
      02EA♦♦02F8'
0620 02FA  1000          NOP          DUMMY DELAY
0621 02FC  1E06          SBZ  STEP      RESET STEP SIGNAL
0622 02FE  2FE0          DLAY @HSDLY      DELAY FOR HEAD STEP
      0300  05DC
0623 0302  045B          RT          RETURN

```

Figure 32. Floppy Disk Control Program (Sheet 17 of 28)





0694	037C	0354'				
0695	037E	9807	CB	R7,@ASCII	ADDRESS	TEST FOR MD,ME, OR
	0380	0082'				
0696					MX COMMANDS	
0697	0382	13--	JEQ	ADDFCH	IF SD, FETCH ADDRESS ENTRY	
0698	0384	2DA0	AXMT	@TKMSG	PRINT TRACK MESSAGE	
	0386	008A'				
0699	0388	D220	MOVB	@TKNUM,R8	FETCH CURRENT TRACK	
	038A	80F8				
0700					NUMBER	
0701	038C	2EC8	HXM2	R8	PRINT TRACK NUMBER	
0702	038E	2E88	HRC2	R8	READ NEW TRACK NUMBER	
0703	0390	0288	CI	R8,77*256	NEW TRACK NUMBER LEGAL?	
	0392	4D00				
0704	0394	14DF	JHE	TOP	IF NOT, ABORT	
0705	0396	2CD8	TKST	*R8	STEP HEAD TO NEW TRACK	
0706	0398	1E04	SBZ	SEL	TURN OFF DRIVE	
0707	039A	9807	CB	R7,@ASCII	FORMAT COMMAND?	
	039C	0081'				
0708	039E	16--	JNE	SECFCH	IF NOT, CONTINUE	
0709	03A0	0459	B	*R9	ELSE, EXECUTE COMMAND	
0710	03A2	2DA0	SECFCH	AXMT @SCTMSG	PRINT SECTOR MESSAGE	
	03A4	009A'				
	039E	*1601				
0711	03A6	D1A0	MOVB	@SECTNUM,R6	FETCH CURRENT SECTOR	
	03A8	80FA				
0712	03AA	2EC6	HXM2	R6	PRINT CURRENT SECTOR	
0713	03AC	2E86	HRC2	R6	READ NEW SECTOR NUMBER	
0714	03AE	0286	CI	R6,>100	LESS THAN 1	
	03B0	0100				
0715	03B2	11D0	JLT	TOP	IF SD, ABORT	
0716	03B4	0286	CI	R6,27*256	GREATER THAN 26?	
	03B6	1B00				
0717	03B8	14CD	JHE	TOP	IF SD, ABORT	
0718	03BA	D806	MOVB	R6,@SECTNUM	UPDATE SECTOR NUMBER	
	03BC	80FA				
0719	03BE	2DA0	AXMT	@NUMMSG	PRINT NUMBER MESSAGE	
	03C0	00A5'				
0720	03C2	0205	LI	R5,>100	LOAD DEFAULT NUMBER	
	03C4	0100				
0721	03C6	2E85	HRC2	R5	READ NUMBER	
0722	03C8	0985	SRL	R5,8	MOVE TO RIGHT BYTE	
0723	03CA	13C4	JEQ	TOP	IF NUMBER = 0, ABORT	
0724	03CC	0459	B	*R9	EXECUTE COMMAND	
0725	03CE	0208	ADDFCH	LI R8,>8000	LOAD DEFAULT ADDRESS	
	03D0	8000				
	0382	*1325				
0726	03D2	2E88	HRC2	R8	READ FIRST BYTE OF ADDRESS	
0727	03D4	06C8	SWPB	R8	SAVE IN RIGHT BYTE	
0728	03D6	2FA0	XMIT	@BACKSP	BACKSPACE PRINTER	
	03D8	0087'				
0729	03DA	2E88	HRC2	R8	READ SECOND BYTE OF ADDRESS	
0730	03DC	06C8	SWPB	R8	CORRECT ADDRESS BYTES	
0731	03DE	0459	B	*R9	EXECUTE COMMAND	

Figure 32. Floppy Disk Control Program (Sheet 20 of 28)



	0414	00BC				
0775	0416	C220	DMRKDK	MOV	@DTACRC,R8	FETCH READ CRC
	0418	8180				
	0402	◆◆1309				
0776	041A	2E00			CRC0 0	RECALCULATE CRC
0777	041C	8220			C @DTACRC,R8	CRC CORRECT?
	041E	8180				
0778	0420	13--			JEQ RDPRT	IF SO CONTINUE
0779	0422	2C60			ERPT @CRCMSG	ELSE, REPORT ERROR
	0424	0035				
0780	0426	2F00	RDPRT		NLIN 0	NEW LINE
	0420	◆◆1302				
0781	0428	04E0			CLR @DTACRC	CLEAR END OF DATA
	042A	8180				
0782			◆			FIELD IMAGE
0783	042C	0206			LI R6,DTABUF	LOAD FIELD IMAGE
	042E	8100				
0784			◆			POINTER
0785	0430	9807			CB R7,@ASCIIA	RA COMMAND?
	0432	0080				
0786	0434	13--			JEQ ASCIRD	IF SO, PRINT IN ASCII
0787			◆			FORMAT
0788	0436	0209			LI R9,8	LOAD LINE COUNT
	0438	0008				
0789	043A	0208	HXPTLP		LI R8,16	LOAD BYTE COUNT
	043C	0010				
0790	043E	2F00			NLIN 0	NEW LINE
0791	0440	2ED6	HXPLP1		HXM2 ◆R6	PRINT DATA BYTE
0792	0442	0586			INC R6	INCREMENT DATA POINTER
0793	0444	0608			DEC R8	DECREMENT BYTE COUNT
0794	0446	16FC			JNE HXPLP1	IF NOT 0, PRINT NEXT BYTE
0795	0448	1F00			TB RIN	OPERATOR INTERRUPT?
0796	044A	16--			JNE READRT	IF SO, ABORT
0797	044C	0609			DEC R9	DECREMENT LINE COUNT
0798	044E	16F5			JNE HXPTLP	IF NOT 0, PRINT NEXT LINE
0799	0450	10--			JMP NXTSCT	CONTINUE
0800	0452	2D96	ASCIRD		AXMT ◆R6	PRINT DATA FIELD
	0434	◆◆130E				
0801			◆			IN ASCII
0802	0454	2D00	NXTSCT		SINC 0	UPDATE SECTOR NUMBER
	0450	◆◆1001				
0803	0456	1F00			TB RIN	OPERATOR INTERRUPT?
0804	0458	16--			JNE READRT	IF SO, ABORT
0805	045A	0605			DEC R5	DECREMENT SECTOR COUNT
0806	045C	16C2			JNE READ	IF NOT 0, READ NEXT SECTOR
0807	045E	1E04	READRT		SBZ SEL	TURN OFF DRIVE
	044A	◆◆1609				
	0458	◆◆1602				
0808	0460	045A			B ◆R10	RETURN

Figure 32. Floppy Disk Control Program (Sheet 22 of 28)





0849	0498	2F00		NLIN	0	NEW LINE
0850	049A	2E98	WTHLP2	HRC2	♦R8	READ BYTE
0851	049C	0588		INC	R8	INCREMENT BUFFER POINTER
0852	049E	0606		DEC	R6	DECREMENT BYTE COUNT
0853	04A0	16FC		JNE	WTHLP2	IF NOT 0, READ NEXT BYTE
0854	04A2	0609		DEC	R9	DECREMENT LINE COUNT
0855	04A4	16F7		JNE	WTHLP1	IF NOT 0, READ NEXT LINE
0856	04A6	C284	MTBRDY	MOV	R4,R10	RESTORE RETURN ADDRESS
	048E♦♦	04A6✓				
0857	04A8	10--		JMP	WTCRCD	CONTINUE
0858	04AA	0206	WRTASC	LI	R6,128	LOAD CHARACTER COUNT
	04AC	0080				
	0488♦♦	1310				
0859	04AE	2F00		NLIN	0	NEW LINE
0860	04B0	2F58	WTASLP	RECV	♦R8	READ CHARACTER
0861	04B2	9818		CB	♦R8,@ESC	ESCAPE CHARACTER?
	04B4	0083✓				
0862	04B6	13--		JED	WRITRT	IF SO, RETURN
0863	04B8	9838		CB	♦R8+,@BLANK	NON-PRINTABLE?
	04BA	0084✓				
0864	04BC	11--		JLT	WTCRCD	IF SO, END OF SECTOR
0865	04BE	0606		DEC	R6	DECREMENT CHARACTER COUNT
0866	04C0	16F7		JNE	WTASLP	IF NOT 0, READ NEXT CHAR
0867	04C2	2E00	WTCRCD	CRCD	0	GENERATE DATA FIELD CRC
	04A8♦♦	100C				
	04BC♦♦	1102				
0868	04C4	0209		LI	R9,DTAWT	DISK DATA WRITE ADDRESS
	04C6	7FFE				
0869	04C8	0208		LI	R8,DTAFLD	DATA FIELD IMAGE POINTER
	04CA	80FF				
0870	04CC	2C80		IDRD	0	READ ID FIELD
0871	04CE	0200		LI	R0,16	REPEAT 16 TIMES
	04D0	0010				
0872	04D2	04D9	WTLPL2	CLR	♦R9	WRITE LAST 16 BYTES OF
0873			♦			ID GAP (FIRST BYTE SKIPPED FOR
0874			♦			BYTE SYNCHRONIZATION)
0875	04D4	0600		DEC	R0	
0876	04D6	16FD		JNE	WTLPL2	
0877	04D8	D838		MOVB	♦R8+,@MRKWT	WRITE DATA MARK
	04DA	7F8E				
0878	04DC	0200		LI	R0,130	REPEAT 130 TIMES
	04DE	0082				
0879	04E0	D678	WTLPL3	MOVB	♦R8+,@R9	WRITE DATA FIELD
0880	04E2	0600		DEC	R0	
0881	04E4	16FD		JNE	WTLPL3	
0882	04E6	04D9		CLR	♦R9	REWRITE FIRST BYTE OF
0883			♦			DATA GAP
0884	04E8	2D00		SINC	0	UPDATE SECTOR NUMBER
0885	04EA	1E04		SBZ	SEL	TURN OFF DRIVE
0886	04EC	0605		DEC	R5	DECREMENT SECTOR COUNT
0887	04EE	16C1		JNE	WRITLP	IF NOT 0, WRITE NEXT SECTOR
0888	04F0	045A	WRITRT	B	♦R10	ELSE, RETURN
	04B6♦♦	131C				

Figure 32. Floppy Disk Control Program (Sheet 24 of 28)

```

0890
0891
0892
0893
0894
0895
0896
0897
0898
0899
0900
0901
0902
0903 04F2 2DA0 *****
      04F4 0094
      032C♦♦04F2
0904 04F6 2DA0          AXMT @TKMSG          PRINT TRACK MESSAGE
      04F8 008A
0905 04FA D260          MOVB @TKNUM,R9          FETCH TRACK NUMBER
      04FC 80F8
0906 04FE 2EC9          HXM2 R9          PRINT TRACK NUMBER
0907 0500 2E89          HRC2 R9          READ LAST TRACK NUMBER
0908 0502 0289          CI R9,77+256          LEGAL VALUE?
      0504 4D00
0909 0506 14--          JHE FRMTRT          IF NOT, RETURN
0910 0508 0208          LI R8,DTAFLD          LOAD DATA FIELD POINTER
      050A 80FF
0911 050C DE20          MOVB @DTMRK,♦R8+          LOAD DATA MARK
      050E 00D1
0912 0510 0200          LI R0,64          REPEAT 64 TIMES
      0512 0040
0913 0514 04F8          FFLPL1 CLR ♦R8+          CLEAR DATA BUFFER
0914 0516 0600          DEC R0
0915 0518 16FD          JNE FFLPL1
0916 051A 2E00          CRCI 0          CALCULATE THE CRC FOR THE
0917                                ♦          DATA FIELD
0918 051C 9809          FRMTLP CB R9,@TKNUM          LAST TRACK LESS
      051E 80F8
0919                                ♦          THAN CURRENT TRACK?
0920 0520 11--          JLT FRMTRT          IF SO, RETURN
0921 0522 0208          FRMT1 LI R8,>100          LOAD INITIAL SECTOR
      0524 0100
0922                                ♦          VALUE
0923 0526 0207          LI R7,SECBUF          LOAD SECTOR BUFFER
      0528 80C0
0924                                ♦          POINTER
0925 052A D808          FRIDBL MOVB R8,@SECNUM          UPDATE SECTOR
      052C 80FA
0926                                ♦          NUMBER
0927 052E 2DC0          CRCI 0          CALCULATE CRC FOR ID FIELD
0928 0530 CDE0          MOV @IDCRC,♦R7+          SAVE CRC IN BUFFER
      0532 80FC
0929 0534 0228          AI R8,>100          INCREMENT SECTOR NUMBER
      0536 0100

```

Figure 32. Floppy Disk Control Program (Sheet 25 of 28)

0930	0538	0288	CI	R8,27♦256	LAST SECTOR?
	053A	1B00			
0931	053C	16F6	JNE	FRIDBL	IF NOT, REPEAT FOR
0932			♦		NEXT SECTOR
0933	053E	0207	LI	R7,SECBUF	LOAD SECTOR BUFFER
	0540	80C0			
0934			♦		POINTER
0935	0542	0208	LI	R8,>100	LOAD INITIAL SECTOR
	0544	0100			
0936			♦		NUMBER
0937	0546	2D40	DSOIN	0	TURN ON DRIVE
0938	0548	0206	FMINDX	LI R6,DTAWT	DISK DATA WRITE
	054A	7FFE			
0939	054C	04E0	CLR	@INDXMT	WRITE 0 AT INDEX PULSE
	054E	7FFA			
0940	0550	0200	LI	R0,45	REPEAT 45 TIMES
	0552	002D			
0941	0554	04D6	FFLPL2	CLR ♦R6	WRITE REST OF POST-INDEX
0942			♦		GAP
0943	0556	0600	DEC	R0	
0944	0558	16FD	JNE	FFLPL2	
0945	055A	D820	MOVB	@TKMRK,@TKMWT	WRITE TRACK MARK
	055C	00D2			
	055E	7F9E			
0946	0560	0200	SECTLP	LI R0,32	REPEAT 32 TIMES
	0562	0020			
0947	0564	04D6	FFLPL3	CLR ♦R6	WRITE 32 BYTE GAP
0948	0566	0600	DEC	R0	
0949	0568	16FD	JNE	FFLPL3	
0950	056A	D820	MOVB	@IDMRK,@MRKWT	WRITE ID MARK
	056C	00D0			
	056E	7F8E			
0951	0570	D5A0	MOVB	@TKNUM,♦R6	WRITE TRACK NUMBER
	0572	80F8			
0952	0574	D58C	MOVB	R12,♦R6	WRITE SECOND BYTE
0953	0576	D588	MOVB	R8,♦R6	WRITE SECTOR NUMBER
0954	0578	0228	AI	R8,>100	INCREMENT SECTOR NUMBER
	057A	0100			
0955	057C	D58C	MOVB	R12,♦R6	WRITE FOURTH BYTE
0956	057E	D5B7	MOVB	♦R7+,♦R6	WRITE CRC1
0957	0580	D5B7	MOVB	♦R7+,♦R6	WRITE CRC2
0958	0582	0200	LI	R0,17	REPEAT 17 TIMES
	0584	0011			
0959	0586	04D6	FFLPL4	CLR ♦R6	WRITE ID GAP
0960	0588	0600	DEC	R0	
0961	058A	16FD	JNE	FFLPL4	
0962	058C	0204	LI	R4,DTAFLD	LOAD DATA FIELD
	058E	80FF			
0963			♦		IMAGE POINTER
0964	0590	D834	MOVB	♦R4+,@MRKWT	WRITE DATA MARK
	0592	7F8E			
0965	0594	0200	LI	R0,130	REPEAT 130 TIMES
	0596	0082			
0966	0598	D5B4	FFLPL5	MOVB ♦R4+,♦R6	WRITE DATA AND CRC
0967	059A	0600	DEC	R0	

Figure 32. Floppy Disk Control Program (Sheet 26 of 28)



