Please do not upload this copyright pdf document to any other website. Breach of copyright may result in a criminal conviction.

This Acrobat document was generated by me, Colin Hinson, from a document held by the Henlow Signals Museum, believed to be out of copyright. It is presented here (for free) and this pdf version of the document is my copyright in much the same way as a photograph would be. If you believe the document to be under other copyright, please contact me.

The document should have been downloaded from my website https://blunham.com/Radar, or any mirror site named on that site. If you downloaded it from elsewhere, please let me know (particularly if you were charged for it). You can contact me via my Genuki email page: https://www.genuki.org.uk/big/eng/YKS/various?recipient=colin

You may not copy the file for onward transmission of the data nor attempt to make monetary gain by the use of these files. If you want someone else to have a copy of the file, point them at the website. (https://blunham.com/Radar). Please do not point them at the file itself as it may move or the site may be updated.

It should be noted that most of the pages are identifiable as having been processed by me.

I put a lot of time into producing these files which is why you are met with this page when you open the file.

In order to generate this file, I need to scan the pages, split the double pages and remove any edge marks such as punch holes, clean up the pages, set the relevant pages to be all the same size and alignment. I then run Omnipage (OCR) to generate the searchable text and then generate the pdf file.

Hopefully after all that, I end up with a presentable file. If you find missing pages, pages in the wrong order, anything else wrong with the file or simply want to make a comment, please drop me a line (see above).

It is my hope that you find the file of use to you personally - I know that I would have liked to have found some of these files years ago - they would have saved me a lot of time!

Colin Hinson
In the village of Blunham, Bedfordshire.

## TELEGRAPH \& DATA SIGNALANALYSER


maintenance
manual

## TELEGRAPH \& DATA SIGNAL ANALYSER

HANDBOOK

TYPES 1A AND 2A

Applicable to Equipments with Serial Nos. from 22201.

## AMENDMENTS TO T.D.S.A. DATA

## Parts List 8052

1) Item 45 Add Alternative: TRA 000670 Alt. Transistor 2 N 3440 - Motorola. TRA 000672 Alt. Transistor 2 N 3440 - R.C.A.
2) Item 52 Irisert DIO 002067 Diode BAX 16-Mullard - Qty .1. D2.

Parts List 4639
3) Item 29 Insert DIO 002032 Diode BZY 88 C3V3-Qty.1. D1.

Parts List 7425
4) Item 56 Delete 2355. Insert 2356.

Parts List 7271
5) Item 26 Add N.B. Fit 17 and 24 after testing.
6) Item 30 Insert CON 000154 I.C. Socket 14 way Cambion. Qty. 1.

Parts List 7930
7) Item 12 Delete RES 000355 Res. 12K. Insert RES 000351 Res. 8K2.

Points List 7278
8) Item 19 Delete CAP 000858 Cap. 470pF. Insert CAP 000856 Cap. 100pF .

Circuit Changes
Fig. 5 Capacitor Cl delete 470pF. insert 100pF.

Fig. 6 Diode D1 insert in $+15 v$ line as illustrated below.


Fig. 8A Insertion of D2 and reconnection of R10 as illustrated below.


Fig. 9 Resistor R2 delete 12 K . insert 8 K 2.

EQUIPMENT
$T D S 1$


## Chapter

1 GENERAL DESCRIPTION
2 SPECIFICATION AND CONTROLS

1. Input Signals
2. Speed
3. Start/Stop Distortion Measurements
4. Synchronous Distortion Measurements
5. Tube Controls
6. Error Count
7. Ancillary Controls
8. Ancillary Input/Output

3 CIRCUIT DESCRIPTION

1. General
2. Logic Elements
3. Detailed Description
4. Oscillators and Dividers
5. Crystal Oscillator
6. Variable Oscillator
7. Oscillator Selection
8. Speed Divider
9. Final High Speed Clock Phase Adjustment
10. 50-Way Up/Down Counter and Up/Down Control
11. Received Data Input Circuits
12. Input Data Retiming and Transition Detection
13. Start/Stop Control
14. Short Start Reject Circuits
15. Phase-Locking Circuits
16. Character-Length Counter
17. "Hold Peak" Distortion Stores
18. C.R.T. X Deflection Circuit
19. Pump Circuit
20. Pump Input Waveform Generation
21. Pump Reset Generation
22. X Scan Amplifier
23. Switched $X$ Shift Adjustment
24. C.R.T. Y Deflection Circuit
25. Digital to Analogue Converter
26. Digital to Analogue Converter Input Generation
27. Y Summing Amplifier
28. Y Scan Amplifier
29. E.H.T. Box
30. C.R.T. Control Circuits
31. "Bright-Up" and Blanking Circuits
32. Astigmatism
33. Trace Curvature
34. Twist Control
35. Focus Control
36. Blanking Waveform Generation (Logic)
37. "Bright-Up" Waveform Generation (Logic)
38. Fox and Q9S Message Error Detection ..... )
39. Message-Length Counter ..... )
40. Read-Only Memory and Local Start/Stop ..... )
Character Generation ..... )
41. Start/Stop Character Error Detection andStart/Stop Message Phasing Control
42. Parity Error DetectionT.D.S.A.
43. Pseudo-Random Generation and Phasing Control)
44. Element and Block Error Detection )
45. Element Sampling Point Generation
46. Error Counters
47. Error Display Control )
48. Error Display Control )
49. Power Supplies
50. D.C. Supplies
51. Supply Stabilisers
4 MAINTENANCE INSTRUCTIONS
52. Access to the Instrument
53. Replacement of Components on Printed Circuit Boards
54. Adjustment of Preset Controls
COMPONENTS LIST

Fig. No.

| 1 | Block Schematic Diagram |
| :---: | :---: |
| 2A | Mother Board Interconnections |
| B | Mother Board Circuit (Including Power Supply) |
| 3 | Circuit Logic Board 1 |
| 4 | Circuit Logic Board 2 |
| 5 | Circuit Logic Board 3 |
| 6 | Circuit Logic Board 4 |
| 7 | Circuit Logic Board 5 |
| 8A | X Amp P.C.B. |
| B | X Amp P.C.B. Component Layout |
| C | Y Amp P.C.B. |
| D | Y Amp P.C.B. Component Layout |
| 9 | Circuit Diagram E.H.T. Box |
| 10A | Circuit Diagram of Components on Front Panel - Type 1A |
| B | Circuit Diagram of Components on Front Panel - Type 2A |
| 11A | Circuit Diagram of Components on Rear \& Side Panels - Type 1A |
| B | Circuit Diagram of Components on Rear \& Side Panels - Type 2A |
| 12 | Waveform Diagrams |
| 13A | I.C. Connections |
| B | I.C. Connections |
| 14 | Mother Board Assembly |
| 15 | Logic Board 1 Assembly |
| 16 | Logic Board 2 Assembly |
| 17 | Logic Board 3 Assembly |
| 18 | Logic Board 4 Assembly |
| 19 | Logic Board 5 Assembly |
| 20 | Sub-Board Assembly |
| 21 | E.H.T. Box Assembly |
| 22 | Rear and Side Panel Assembly |
| 234 | Front Panel Rear View - Type 1A |
| 8 | Front Panel Rear View - Type 2A |
| 24 | General Assembly |

## GENERAL DESCRIPTION

The Trend Telegraph and Data Signal Analyser (T.D.S.A.) is a portable, mains-operated instrument for testing tele graph and data transmission equipment. In conjunction with the Trend Telegraph and Data Message Generator (T.D.M.G.) it can be used for assessing the quality of telegraph and data transmission links.

The basic instrument (T.D.S.A. type 2A) provides for measurements of distortion on both start/stop and continuous (synchronous or "isochronous") data streams, which can be received over a wide bit-speed (or baud) range. These measurements can be made in series or shunt with the line being considered, accommodating the wide range of signal levels encountered on telegraph and data transmission equipment. The measurements are represented in the form of self-calibrating lines of dots on a cathode ray tube (C.R.T.). The C.R.T. can also be used to display the actual waveform of the data being measured.

The T.D.S.A. type IA has all the facilities of the type 2 A with the addition that it can be used to make error measurements on the start/stop messages and Pseudo-Random pattern generated by the T.D.M.G. It can also be used for parity checks on any start/stop characters which have "parity bits".

Mechanically, the unit is of robust and rigid construction. The two side panels are aluminium extrusions, as also is the rear panel. The front panel is a plastic injection moulding whilst the top and bottom covers are of black vinyl-covered sheet steel. The carrying handle is attached to the side panels and can be set under the unit to act as a stand. The mains lead is stored in the lid and when in use plugs into the rear panel.

Units from Serial No. 22201 differ from equipments with Serial Nos. up to B/N 22006 in that the Mother P.C.B. has a cut away to facilitate the flow of air over the E.H.T. and tran sformer unit and the $X$ and $Y$ deflector circuits to the C.R.T. are arranged on separate P.C.B's. mounted transversely behind the equipment front panel.

## GLOSSARY OF TERMS

| Term | Description |
| :---: | :---: |
| AKJ | Manufacturer's reference to drawings and/or assemblies. |
| A.O.T. | ADJUST ON TEST - Normally refers to Resistors or Capacitors, the value of which is not determined until the equipment is in the FINAL TEST STAGE. |
| 5 BCH | 5 Bit Character . |
| BCD | Binary Coded Decimal . |
| BYX | Manufacturer's Prefix Code - Diodes . |
| CAL | CALIBRATED - Switched to FIXED SPEEDS |
| CE | Count Enable - Signal allowing Count to Start. |
| CEP | Count Enable - Parallel inputs to the BCD Decode Counter . |
| CET | Count Enable - Trickle inputs to the BCD Decode Counter . |
| CHIP ENABLE | Signal gated to the eight parallel outputs B1-B8. When at $0 v$ allows the outputs to take up the state of the 8 Bit word selected. |
| C-L Counter | Character Length Counter . |
| CO DOWN | Count ' 0 ' down signal/period of the main 50-way UP/DOWN counfer. |
| COT | COUNT 0 Tens ) |
| COU | COUNT 0 Units ) decode signals. |
| C.R.T. | Cathode Ray Tube . |
| DA | Digital to Analogue - Binary Weighted outputs. |

Glossary of Terms (Contd/)

| Term | Description |
| :---: | :---: |
| DATAN | 'Normalized Input Data' signal . |
| D.D. | Display Distortion. |
| DIC | Display Input Character . |
| DM | Manufacturer's Prefix (National Semi Conductors Ltd.) |
| DRS | Distortion Reser. |
| EE | Expand Early - Logic signal. |
| EHT | Extra High Tension = refers to voltages. |
| EL | Expand Late - Logic signal. |
| ETC | Terminal Count. |
| HSS | High Spped Stroke - Signal ' $100 \times$ Element Rate Clock' selected by speed BITS/SEC switches. |
| IC | Integrated Circuit. |
| 1/P DATA | DATA received into the equipment. (The opposite of DATA being transmitted from the equipment as in the TDMG - O/P DATA). |
| $\underset{J-K}{J K}$ | ) These are input terminals/connections to Bistables. |
| LAB.DIC | Combined Signal - Last Bit and Display Input Character. |
| LK1 | Link 1 - Straps placed on Printed Circuit Boards. These may be broken or linked independant on facilities required. |
| LOST | 'Look at Stop' signal. |
| :A | Prefix M relates to a MEMORY DEVICE . |
| MD | Divider Bistable. |

Glossary of Terms (Contd/)

| Term | Description |
| :---: | :---: |
| MFB | Set by 'COUNT 49 UP' signal from UP/DOWN Counter to produce the final H.S.S. |
| MHS | Bistable which functions as $\div 2$ to produce the final HSS. |
| ML | Message Length Bistable . |
| MPL | Phase Lock Bistable . |
| MRD | Retimed Data Bistable. |
| M.R.E. | Psuedo Random Errors Bistable . |
| MST | Character Length Counter (Select Trace) Bistable . |
| MS1 | START/STOP control Bistable . |
| MSTI | MST1 - MST4 - four stage BINARY COUNTER . |
| MUP | The UP/DOWN Counter control of the main 50 way UP/DOWN counter. It is 'set' (MUP high) during the 'Iate' half cycle and 'reset' (MUP low) during the 'early' half cycle. |
| ** N | Signifies NO to the questions posed in Flow Diagram(6) |
| NTD | Negative Transition Detected Signal . |
| PB1 | Push Button Switch number 1, PB2 etc. |
| PEV | Parity Even. |
| POD | Parity Odd. |
| P-R | Pseudo Random. |
| PTD | Positive Transition Detected Signal |
| PUMP | Signal to the $X$ Amplifier. Square wave containing as many positive edges as there are dots required across the Cathode Ray Tube (C.R.T.) screen. |

```
Glossary of Terms (Contd/)
```

| Term | Description |
| :---: | :---: |
| R.O.M. | Read Only Memory. |
| SKT 1. | Socket i. |
| Shroud | The cover protecting the connections on a plug. |
| Strote | Strobe pulse - pulse much shorter than a repeated waveform, for examination of a display. <br> Strabe - general term for detailed examination of a designated phase or epoch of a recurring waveform or phenomenon. <br> Enlargement on intensification of a part of a waveform exhibited on a Cathode Ray Tube (C.R.T.) |
| tag | type of connection. |
| TC | Terminal (Final) Count. |
| TCA | Terminal Count output of the first (1st) stage of Counter 2, the subsidiary 50 way UP/DOWN Counter. |
| TCB | Terminal Count output of the second (2nd) stage of Counter 2. |
| TDD | Negative going Transition marker pulse. |
| TDN | Negative Transition Display Drive signal to ' $y$ ' Summing Amplifier. |
| TDP | Positive Transition Display Drive signal to ' $y$ ' Summing Amplifier. |
| TDS | Transition Detected Signal from Input Data Returning and Transition Detection circuit. |
| $\cdots{ }^{\prime} y^{\prime}$ | Signifies Yes to the question posed when using the Flow Diagram (6). |
| $\frac{Z}{Z}$ | ) The compiimentary outputs of the Eight Input ) Multiplexes 9312 (Fig. 13B). |
| The flow diagrom (Dgm. 6) is used to pose questions to which there is a ies ( $y$ ) or No (N) answer. To follow the flow diagram, ask the question posed in the diamond $\geqslant$. Follow the route indicated by the answer $y$ or $N$. |  |

## SPECIFICATION AND CONTROLS

### 2.1 Input Signals

The T.D.S.A. can accept both high level telegraph signals and low level data signals, and measurements can be made in either a shunt mode presenting a high impedance greater than 100 K ohms or in a series loop mode, with a series impedance of 18 ohms. The shunt impedance may be switched to 1 K ohm if desired.
2.1.1 The high level signals are connected to the upper input socket and referenced to the Telegraph Earth socket. Double current or Single current either polarity can be accepted as determined by the input mode switch.
2.1.2 The low level signal input is connected to the lower input socket and is referencedto the Common socket. This input is a C.C.I.T.T. V28 termination and accepts bi-polar signals in the range $3-25$ volts.
2.1.3 The Series/Shunt mode switch is mounted on the rear of the instrument and the type of operation should be selected before any signal is connected to the instrument.

The high level input signals can be up to $\pm 150$ volts for shunt measurements or up to $\pm 150 \mathrm{~mA}$ for series measurements. When operating in a series mode the input is accepted on the high level socket and returned through the Telegraph Earth socket, in this mode the Telegraph Earth socket must not be connected to Protective Earth.
2.1.4 Start Pulse polarity can be selected by the 'Start' toggle switch to accept signals with negative or positive 'Start' polarity.
2.1.5 Amplitude Threshold Control: A calibrated potentiometer control mounted on the rear panel allows transition threshold to be adjusted. The threshold is defined as the point at which a change of state from Mark to Space or Space to Mark is recognised.

The calibration from 5 to 100 indicates volts for shunt measurement and mA for series measurements.

### 2.2 Speed

Two separate oscillators are provided, the first being a crystal controlled oscill ator from which 21 fixed speeds are derived, the second a variable oscillator which allows any speed over the full range to be selected. Selection is by the Cal/Uncal switch.
2.2.1 Crystal oscillator speeds in bits/second.
$37.5,45,50,75,90,100,110,150,200,220,300,400,600,900$, 1200, 1800, 2400, 3600, 4800, 7200, 9600.

Accuracy and stability are better than $0.01 \%$ and $0.005 \%$ respectively.
2.2.2 The variable oscillator is used in conjunction with the range selector switch and allows $\pm 20 \%$ variation on any selected switched speed. Thus continuous coverage is provided over the range $30-11,500 \mathrm{bits} /$ second.

This oscillator has an accuracy of $2 \%$ and a long term stability of $1 \%$.
2.2.3 An external timing source can be used to drive the T.D.S.A. This can be at bit rate or 100 times the bit rate required, and is accepted via a socket at the rear of the instrument as described in para.2.7.1.

The type of signal required is:-
a) a rectangular waveform to $V 24$ specification.
b) a rectangular waveform 0 to +5 V .

### 2.3 Start/Stop Distortion Measurement

2.3.1 Start/Stop information is genercted on a character by character basis, and the receiving equipment is prepared to receive each character by the recognition of a start element. Measurement must therefore be referenced to the leading edge of each start element. Distortion is defined as the displacement of a transition from the ideal instant expressed as a percentage of the information element. The T.D.S.A. inspects each transition over a range covering $49 \%$ early to $49 \%$ late, about the ideal transition point and these transitions are displayed on self calibrated horizontal trace displays.


Diag. 1
Diag. 1 shows a typical 5 unit coded character with single bit start element and a $1 \frac{1}{2}$ bit stop element. The diagram also shows the time relationship of the 6 "distortion display" traces, relevant to the 6 possible "transition positions", which are brought up on the C.R.T.; a 6 unit character would have 7 traces and so on, as selected by the Elements Per Character switch.

Each trace is made up of a horizontal line of marker dots representing the 98 one-percent divisions between $49 \%$ early and $49 \%$ late. The ideal or zero distortion point is identified by the absence of a dot in the trace centre, whilst, starting from the centre each tenth dot is brightened to denote the $10 \%$ points. Transitions are displayed by the presence of a dot above or below a marker dot, representing positive or negative transitions respectively. (See Diag. 2).


Diag. 2
2.3.2 The Display Control switch selects the type of display as detailed below:
2.3.2.1 Hold Peak Distortion: With this display all of the traces are superimposed on each other and a collective distortion display is provided. The main facility in this position is the ability to store, update and display continuously the peak values of distortion measured for both Early and Late readings. The stores will hold the highest value of distortion received until manually reset by operation of the push button switch below the display control switch.
2.3.2.2 Separate Element Distortion: This display provides a vertical separation of the traces described above thus allowing inspection of each individual element distortion.

It is also possible to observe and measure speed error by utilising this method of display.
2.3.2.3 Input Waveform: The actual input signal waveform is displayed thus allowing observations to be made of rise and fall times and possibly contact bounce where relays are employed. To facilitate the latter, when the display is expanded as described in para.2.4, bright "dots" are superimposed on the waveform at intervals of $10 \%$ of a signal element.
2.3.2.4 Stop Pulse: To measure this period, the distortion display is started in the centre of the last information element and continued until the next start element is detected, thus the length of the display from the last information transition time to the end of the total display is a direct measurement of stop pulse length. Diag. 3 gives an example of a 5 unit code character with a $1 \frac{1}{2}$ bit stop period.


Diag. 3

The synchronous measurement facility is used to measure distortion in continuous data streams, e.g. any of the standard line test patterns 1:1, $2: 2,511$ bit pseudo-random patterns etc. The display is similar to that for Start/Stop Distortion Measurement (para.2.3), with the exception that there is only one distortion trace even though the display control be set to Separate Element Distortion.

A synchroniser in the T.D.S.A. establishes a timing reference against which measurements are made. Synchronisation to any of the 'Cal' (fixed) speeds available on the T.D.S.A. is automatic when the Start/Stop-Free Run-Sync switch is set to 'Sync', but operation to a speed which is only obtainable by the Variable Oscillator is as follows:-

With the 'ST/ST-Free Run-Sync' switch set to Free Run the receiver speed is set to the nominal bit rate and the Display Control to Hold Peak Distortion. The transitions will then drift across the display and the Variable Oscillator control can then be adjusted to give a very slow rate of transition drift.

Once this condition is achieved switch to Synchronous and the transition display will be locked about the ideal transition time on the display. A lamp indication on the front panel shows when the synchronised condition is achieved. The values of Peak Early and Late distortion will give a true value isochronous distortion.

When operating in a synchronous mode the Stop Pulse 'Display Control' position is not applicable, also the 'Separate Element Distortion' position gives a single horizontal trace without 'hold peak' transitions.

If a loop check is to be made on a system e.g. 'back-to-back' Modem then by employing a T.D.M. G. and a T.D.S.A. a common timing source can be used for both. This means that an absolute measurement distortion can be obtained when compensation for the delay between transmitter and receiver has been made. To do this the T.D.S.A. Speed Control is set to 'Ext' and the 100 times bit rate output signal from the T.D.M.G. used to drive the 100 times bit rate input on the T.D.S.A. back panel (see 8.1-Ancillary Input/Output). The T.D.S.A. Start/Stop-Free Run-Sync switch is now set to 'Sync' to align the T.D.S.A. with the incoming data. When this is achieved (i.e. transitions are occurring equally spaced around the ideal transition point) the T.D.S.A: is set to 'Free Run'. This will disable the synchroniser, so that the T.D.S.A. retains a fixed reference for incoming data transitions.

### 2.5 Tube Controls

[^0]a) $0 \% \times 3$. The distortion disploy in this position gives a coverage from $49 \%$ Early to $49 \%$ Late, with the trace centre at the zero distortion point. On Input Waveform, the whole character will be displayed.
b) $0 \% \times 3$. The distortion gives a coverage from $19 \%$ Early to $19 \%$ Late centred on the zero distortion point. On Input Waveform, the middle period only of the character will be displayed, magnified by 3.
c) $30 \% \times 3$. The distortion display gives coverage from $49 \%$ Early to $10 \%$ Early centred on the $30 \%$ Early point. On Input Waveform, the first part of the character will be displayed, magnified by 3 .
d) $30 \% \times 3$. The distortion display gives coverage from $10 \%$ Late to $49 \%$ Late centred on the $30 \%$ Late point. On Input Waveform, the last part of the character will be displayed, magnified by 3.

### 2.6 Error Count

The error count system operates comparing the incoming data stream with an internally generated message or pattern and any discrepancies are defined as errors. The incoming patterns and messages must be the same as those generated within the T.D.S.A., as provided by the Trend T.D.M.G.

A pattern phase relationship must be correctly established to enable error detection, the phasing cycle within the T.D.S.A. being initiated by the 'Phase' push button. A lamp indication shows when the correct pattern phase is achieved. An automatic phasing action is initiated for the Start/ Stop messages if nine consecutive characters are in error.

Element errors are defined as an incorrect comparison at a predetermined sampling time during the element period. The sampling points are selected by a switch mounted on the rear panel and can be switched in $5 \%$ steps from $5 \%$ to $45 \%$ through the element period for all patterns. For the 511 bit P-R pattern, it is also possible to sample at the $50 \%$ point.

A display of the error counters results by setting the Display Control to Error Store.

The display is shown on the C.R.T. as 6 rows of dots with each row containing up to 10 dots and thus representing a decade (see diagram). The most significant dot in each row is emphasised by a dual dot display. The count capacity is up to $10^{\circ}$. This can be split to give two separate counters of up to $10^{3}$ capacity each. By this means error rates can be established by counting errors in the first store and total information received into the second store.


The Error Count Control switch allows the following types of error to be detected and displayed.
a) 5 unit Fox Character Error: In this position the error store counts every character which is in error during the 5 unit code (I.T.A. No.2) 'Quick Brown Fox' message as generated by the T.D.M.G.
b) 8 unit Fox Character Error: Character errors are detected in the 8 unit code (I.T.A. No.5) 'Quick Brown Fox' uppercase, even parity as generated by the T.D.M.G. For both (a) and (b) a character is defined as being in error if one or more elements in the character are incorrect at the sampling time.
c) Parity Errors: For parity coded start/stop characters, errors can be counted for either Odd or Even parity.
d) 511 bit Pseudo-Random Pattern Errors: The error store can be set to count either element errors in the pseudo-random sequence, or block errors, which are full pseudo-random patterns of 511 bits which have one or more elements incorrect.
e) 'Q9S' Character Errors: Character errors can be counted in the Q9S message to C.C.I.T.T. recommendation R51.

The second error store control switch is mounted on the rear panel and controls the following store functions:
f) Overflow: This position places the second store in series with the first error store to provide $10^{6}$ count capacity.
g) Block/Auto rephase: When using the first store as described in (d), then the second store counts pseudo-random block errors. When using the first store as described in (a), (b) and (e) then the second store counts the number of automatic rephasing actions.
h) Block/Messages Received: In this position the second store counts the total number of pseudo-random blocks or Fox messages or Q9S messages received.
i) Both error stores are under the control of the three position Count-StopReset switch on the front of the unit.

### 2.7 Ancillary Controls

Certain facilities can be supplemented or modified by a control panel mounted at the rear of the instrument.

Control is affecied by insertion or omission of 'U' links between two columns of sockets on the panel.
a) External Element Timing: By insertion of a link the T.D.S.A. can count errors in the 511 bit Pseudo-Random Pattern when using an external element rate timing source. (e.g. synchronous modem clock). For this mode of working the 'Speed Bits/Sec' switch should be set to any position other than ' $\mathrm{Ext}^{\prime}$ '.
b) Hold Max. Pos. \& Neg. only: By insertion of a link positive or negative transitions respectively are held in the peak distortion stores.

A potentiometer mounted on the rear of the instrument enables the amplitude of the 'Input Waveform' display to be varied.
2.8 Ancillary Input/Output

Provision is made on the rear of the instrument for the input and output and monitoring of certain useful signals.
2.8.1 Sockets are provided on the panel for:
a) Input timing source at 100 times bit rate. This signal is required to be at logic ( 0 to +5 V ) or CCITT V28 level (In 100x Clock).
b) Output timing at 100 times bit rate at logic level (Out 100x Clock).
c) Input of Element Timing Signal with level as on (a) (Timing Element In ).
d) Output of an element timing signal producing one cycle per element at logic level. (Timing Element Out).
e) Output of a Character Timing signal producing a pulse which is low from the mid-point of the start element until the middle of the stop elements ( $5,6,7$ unit characters) or the middle of the 8 th information element ( 8 unit characters) at logic level (Timing CH).
f) Output of Message timing signal producing a pulse of $1 / 100$ of an element in width per message at logic level (Timing Mess).
g) Output of Pseudo-Random block signal producing a positive pulse one element in length per 511 bit sequence at logic level (Timing Block).
h) The two bottom sockets on the panel provide the OV (Signal Common) connection to which all the signals on the panel are referred.
2.8.2 A 25 -way socket is provided to give access to the following:

| Pin No. | . Signal | Function |
| :---: | :---: | :---: |
| 1 | OV | Common Return |
| 2 | Received Data (Out) | Data normalised to logic level $O V=1,+5 V=0$. |
| 3 | Sig.El.Timing (Out) <br> -\% Dist. Counter Early/Late | 1:1, positive transitions coincident with ideal data transitions. OV during 'Early' +5 V during 'Late'. |
| 4 | \% Dist. Counter, $\mathrm{BCD} \quad 1+5 \mathrm{~V}=1, \quad 0 \mathrm{~V}=0$ |  |
| 5 | \% Dist. Counter, BCD $2+5 \mathrm{~V}=2, \quad 0 \mathrm{~V}=0$ |  |
| 6 | \% Dist. Counter, BCD $4+5 \mathrm{~V}=4, \quad 0 \mathrm{~V}=0$ | Used in conjunction with Dist'n. |
| 7 | \% Dist. Counter, $\mathrm{BCD} 8+5 \mathrm{~V}=8, \mathrm{OV}=0$ | Read-out Timing (pin II) gives \% distortion of transitions. |
| 8 | \% Dist. Counter, BCD $10+5 \mathrm{~V}=10,0 \mathrm{~V}=0$ |  |
| 9 | \% Dist. Counter, $\mathrm{BCD} 20+5 \mathrm{~V}=20,0 \mathrm{~V}=0$ |  |
| 10 | \% Dist. Counter, BCD $40+5 \mathrm{~V}=40,0 \mathrm{~V}=0$ |  |
| 11 | Distortion Read-out Timing | Negative going pulse, OV and $+5 \mathrm{~V}, 1 \%$ of element per transition. |
| 12 | Element Error Pulse | Positive pulse, 0 V and +5 V per element in error in the PseudoRandom sequence. |
| 13 | Block Error Pulse | Positive pulse, 0 V and +5 V per 511 bit block in error in the Pseudo-Random sequence. |
| 14 | Parity Error Pulse | Positive pulse, 0 V and +5 V per parity error in start/stop characters. |
| 15 | Character Error Pulse | Positive pulse, 0 V and +5 V per character error in Fox and Q9S messages. |
| 16 | Block Timing | $\begin{aligned} & \text { Positive pulse, } 0 \mathrm{~V} \text { and }+5 \mathrm{~V} \\ & \text { see } 2.8 .1 \text {. (g) } \end{aligned}$ |
| 17 | Character Timing | Positive pulse, 0 V and +5 V see 2.8.1. (e) |
| 18 | Message Timing | Positive pulse, 0 V and +5 V see 2.8.1. (f) |
| 19 | $100 \times$ Clock Out | 0 V and +5 V . see 2.8.1. (b) |
| 20 | Rephase Control (In) | 0 V to rephase, $\mathrm{O} / \mathrm{C}$ or +5 V normal. |
| 21 | $100 \times$ Clock In | See 2.8.1. (a) |
| 22 | Element Timing 1/P | See 2.8.1. (b) |
| 23 | V28 Data (In) | Data Input |

### 2.9 Operational Conditions

The instrument is designed to operate over a temperature range of $2^{\circ} \mathrm{C}$ to $40^{\circ} \mathrm{C}$ ambient and in a relative humidity between 40 and $90 \%$ ambient. All preset adjustments are made during manufacture and consequently no fie ld calibration is necessary other than the C.R.T. display controls provided.

### 2.10 Mechanical

The unit is fully self contained and of rugged construction suitable for field use. The T.D.S.A. can be mounted together with a Trend Telegraph and Data Message Generator (T.D.M.G.) in a 19 inch rack. The rack mounting adaptor is available as an optional extra.
2.10.1 The T.D.S.A. dimensions are as follows:

| Height | 6 inches | 15 cms |
| :--- | :--- | :--- |
| Width | 9 inches | 23 cms |
| Depth | 18 inches | 46 cms |
| Weight | 25 lbs | 11.4 kgs |

2.10.2 The unit has an attractive two tone finish in black and silver grey.
2.11 Power Connections

The mains is connected by a 3 pin socket mounted on the rear panel. Each unit is provided with an 8 ft mains cable with colour code conforming to the European standard.

The unit can operate with mains input 50 to 60 Hz and with voltages in the ranges 190 to 250 V or 95 to 125 V . The appropriate tap setting is achieved by means of a voltage selector mounted on the rear panel. A IA delay type fuse link is required for 240 v , or a 2 A link for 115 v .
2.12 Model Variants

Two models of the unit are available:
T.D.S.A. No. IA: This model has all the facilities described.
T.D.S.A. No.2A: This model has none of the error count facilities. The 25 way socket described in 2.8 .2 is also omitted.

## CIRCUIT DESCRIPTION

### 3.1 General

### 3.1.1 Start/Stop Distortion Measurements

In order to make measurements to an accuracy of $1 \%$ it is necessary first to provide a system clock at $100 \times$ the element rate of the data stream to be measured. This clock is normally derived internally from one of the two 2.88 MHz oscillators via the Speed Divider which is switched by the SPEED BITS/SEC swit ches to give the required frequency, alt hough an external $100 \times$ element rate signal can be used if required.

The selected $100 \times$ element rate clock, HSS, drives a binary-coded decimal (b.c.d.) 50-way Up/Down (or Reversible) Counter. When the counter is allowed to run, the Up/Down Control causes the counter to count from 0 to 49 in the Up mode followed by 49 to 0 in the Down mode and so on, the result being a total count of 100 with the Up/Down Control (a bistable) switching at element rate. The element rate signal thus obtained is used to drive the 6-9-way binary Character Length Counter.

The purpose of the Up/Down Counter is to divide the elements of the incoming characters into one-percent divisions. The Character Length Counter is used to define the element transitions of the character, i.e. Start Elements 1st Info. Element transition, 1st Info. Element - 2nd Info Element, etc. , up to Last Info. Element - Stop Element transition. The count length of the Character Length Counter thus depends on the number of elements per start/stop character as selected by the ELEMENTS PER CHARACTER switch.

Control is exercised over the Up/Down and Character Length counters by the Start/Stop Control, such that when start polarity is detected at the Received Data Input Circuit, the counters are allowed to run for the duration of one character. The Short Start Reject Circuit ensures that if a supposed start signal turns out to be only a noise spike, then the counters will be reset and remain so until the next start polarity is detected.

The binary Character Length Counter stages are fed to a Digital-to-Analogue converter circuit, the output of which controls the Y deflection circuit of the C.R.T. to give the vertical positions of the 6-9 calibrated horizontal traces relevant to start/stop distortion measurements. The $X$ deflection of each trace is obtained using a "Pump" circuit, which is driven by the $100 \times$ element rate clock; this moves the trace horizontally across the tube face in "one-percent" increments giving a display of one-percent "dots". The middle dot is "blanked out" to indicate the centre or " $0 \%$ " part of the trace whilst every tenth dot (counted from the "0\%" point outwards in both directions) is "brightened up" to accentuate the " $10 \%$ " markers.

The detection of transitions on input data, accomplished in the Input Data Retiming circuit, is used to modify the $Y$ deflection and at the same time increase the trace brightness to give the required indication on the display. The effect of this is to provide a small positive deflection of one of the trace's one-percent dots when a positive transition is detected and a negative deflection for a negative transition, the position of this deflection relative to the " $0 \%$ " or "ideal transition" point giving the distortion present on that transition, e.g. a deflection 11 dots to the left of $0 \%$ on a trace indicates a transition distorted "11\% Early".

The "Hold Peak Distortion" Store is used to hold those states of the Up/Down Counter which correspond to the early and late transitions of input data that occur farthest away from the "ideal transition" point. The output from this store is used to feed in "hold peak transitions" to the tube display $Y$ Scan and Brightness circuits, alongside the actual transitions detected in the Input Retiming Circuit.

### 3.1.2 Isochronous Distortion Measurements

Isochronous measurements will normally be made with the START/STOP-FREE RUN-SYNC switch in the SYNC position. In this situation, unlike the START/STOP setting, the Up/Down Counter will run continuously after detecting the first start polarity signal. The Phase-Locking Circuit will "advance" or "retard" the counter as appropriate (by making the count 101 or 99 respectively), in an attempt to line up the counter's zero point with the incoming data transitions. In practice when phase-locking to distorted transitions, the counter's zero point will be lined up with the "average" transition position.

The display of actual and "held peak" transitions is performed in a similar manner to that for Start/Stop working, but only one trace of "marker dots" is produced even in the SEP ELEM DIST'N position of the DISPLAY CONTROL switch as more would be irrelevant.

Operation when switched to FREE RUN is the same as for SYNC, except that the Phase-Locking Circuit is disabled. This can be used for measuring the distortion present on Start/Stop "Blocks" of data.
3.1.3 Error Measurement (T.D.S.A. IA only)

Character errors will be dealt with first. The Character Length Counter drives the Message Length Counter which has a length of count determined by the message selected on the ERROR COUNT CONTROL switch. The M.L.Counter is used to address the Read-Only Memory, which contains the Q9S and two Fox messages. When a phasing sequence is initiated, the M.L. Counter is held in its zero state by the Start/Stop Message Phasing Control until an incoming character agrees with that held in the R.O.M. When this has happened the M.L. Counter is allowed to step, but if 9 consecutive character errors are detected sometime later, an "out-of-phase" condition will be considered to exist and a new phasing sequence initiated.

Parity errors are detected in the Parity Error Detection circuit by generating a "local" parity bit and comparing it with the actual parity bit received.

Errors can also be detected in the standard 511-bit Pseudo-Random sequence. This is done by first aligning the local Pseudo-Random Generator by means of the P-R Phasing Control and thereafter comparing the locally generated pattern with that being received. For such a measurement the instrument is normally run in the SYNC mode. Also available is the facility to use an EXTERNAL ELEMENT TIMING signal, e.g. for use with a Synchronous Modem which supplies its own timing.

There are two 3-decade Error Counters which can be used for the purpose of recording errors detected, number of start/stop messages received, number of automatic rephasing operations, etc. The display on the tube consists of 6 horizontal lines of up to 10 dots, where each line represents one of the counter decodes and the number of dots in the line represents the count (from 0-9) in that decode. These lines of dots are basically the distortion display traces where all but the " $5 \%$ " dots have been "blanked out". For each line the Error Display Control causes the dot representing the "significant digit" of the associated counter to be given a deflection similar to that for a positive transition in the distortion display, whilst the rest of the line is held blanked out.

### 3.2 Logic Elements

### 3.2.1 General

The digital integrated circuits used in the instrument consist of 3 types:
Fairchild "930" series gates and bistables;
Farchild "9300" type M.S.1. circuits;
National Semiconductors type "MM5220" M. O.S. Read only Memory (R.O.M.)
They are represented in the circuit diagrams by B.S. symbols or in the case of the more complex functions by a rectangle.

Circuits are numbered as follows:
Gates have the circuit reference number written in the middle of the symbol and the relevant pin numbers by their inputs and outputs. The circuit type number (e.g. "962" for a 3 input gate) is written by the symbol.

Bistables are treated in a similar manner to gates, but as the symbol is larger the circuit type number is written inside with the circuit reference number. Also written inside is the name of the bistable, e.g. "MUP" in bistable IC.13(1-6) on Fig. 3 .

The "9300" elements and R.O.M. are treated similarly with the addition of abbreviated titles for the pin functions.
3.2.2 NAND Gates (936, 946, 962, 930, 932 on Fig. 13A)

All gates perform the 'positive logic' NAND function, i.e. when all inputs to a gate are positive (logical ' 1 ' or MARK state) the output is at 0 v (logical ' 0 ' or SPACE state); under all other input conditions the gate is positive. With the 930 and 932 elements it is possible to expand the number of gate inputs by using the nodes available on pins 3 and 11 . The 932 element is used where a large "fan out" is required.

A feature of all gates except the 932 is that several gate outputs can be joined together in the 'wire OR' configuration; with this arrangement any gate whose inputs are all high will hold the common output point low, i.e. all gates have to have at least one input low for the common output to go high.

### 3.2.3 Bistables (9093 on Fig. 13A)

The bistables are of the d.c. triggered, J-K master/slave type. With this type of circuit, data is fed into the master (or input) bistable whilst the clock waveform is high. When the clock goes low, the slave (or output) bistable will take up the state of the master bistable. The Sd input can be used to switch the circuit asynchronously and over-rides the clocked inputs.

The drawing convention used in the circuit diagrams is such that the bistable 'set' input and 'true' output are always considered to be the top pair of input/output connections on the symbol, e.g. in Fig. 3 and for bistable MUP (IC. 13(1-6) the set input is pin 3 and true output ("MUP") is pin 6 whilst the reset input is pin 2 and the inverse output (" $\overline{M U P} "$ ) pin 5. Also, in this case, the asynchronous input on pin 4 is used to set the bistable, as taking pin 4 low will force pin 6 high.
3.2.4 Up/Down Counters (9306 on Fig. 13A)

The 9306 is a synchronously presettable, reversible, 10 -way binary coded decimal (b.c.d.) counter made up from 4 bistables, the outputs of which represent each counter state in "weighted" code, i.e. $\mathrm{QO}=1, \mathrm{Ql}=2$, $\mathrm{Q} 2=4$ and $\mathrm{Q} 3=8$ so that state 3, for example is represented by Q0.Q1. $\overline{\mathrm{Q} 2} . \overline{\mathrm{Q} 3}$.

If the 'counter enable' inputs $C E$ are all high and the 'count direction' input $C D$ is also high, then application of clock pulses to clock input $C P$ will cause the counter to count "up", 0, 1, 2, 3, 4, 5, 6, 7, $, ~ 9,0,1,2$, etc. giving a "terminal count" output TC on each count of 9 . If CD is low, then the counter will count "down" 9, $2,7,6,5,4,3,2,1,0,9,8$, etc. giving output TC on each count of 0 .

If "parallel enable" input PE is taken to 0 V , CE will be over-ridden and the counter stages set to the states corresponding to the conditions imposed on inputs PO - P3 under the control of clock input CP.

The clock required to drive the counter is the inverse of that required to drive a "9093" type of bistable; data is fed into the counter whilst the clock is low and the counter stages change state immediately after the clock goes high.

### 3.2.5 B. C.D. Decade Counter ( 9310 on Fig. 13B)

The 9310 is a synchronously presettable, 10-way binary coded decimal (b.c.d.) counter made up from four bistables, the outputs of which represent each counter state in "weighted" code, i.e. $\mathrm{Q} 0=1, \mathrm{Q} 1=2, \mathrm{Q} 2=$ and $\mathrm{Q} 3=8$. State 3, for example, is represented by Q0. Q1. $\overline{\mathrm{Q} 2 . \mathrm{Q} 3 .}$

If the count enable inputs CEP and CET are both high, and if the parallel enable input PE is also high, application of clock pulses to clock input CP will cause the counter to count $0,1,2,3,4,5,6,7,8,9,0,1,2$, etc., giving a terminal count output TC on each count of 9. If CEP is low, counting is inhibited. If CET is low, counting is inhibited and TC held low regardless of the count.

If the parallel enable input PE is taken low, the counter stages will be set to the states corresponding to the condition imposed on inputs PO - P3 under the control of clock input $C P$.

When the asynchronous master reset input MR is taken low, the counter will be reset to the "count 0 " state, regardless of the other input conditions.

The clock required to drive the counter is the inverse of that required to drive a "9093" type of bistable; data is fed into the counter whilst the clock is low and the counter stages change state immediately after the clock goes high.
3.2.6 Dual 4-Bit Latch (9308 on Fig. 13B)

The 9308 consists of two separate 4-bit latch sections which provide parallel gated data storage. Each section has four outputs Q0, Q1, Q2, Q3, an over-riding master reset $M R$ and a two-input active low AND enable.

Data enters a latch when both enable inputs are low. As long as this logic condition exists, the output of the latch will follow the input. If either of the enable inputs go high, the data present in the latch at that time is held in the latch and is no longer affected by the data input. The active low master reset over-rides all other input conditions and when activated forces the outputs of all the latches low.

The 9324 is an expandable comparator which provides comparison between two 5-bit words $A 0-A 4$ and $B 0-B 4$, and can give one of three outputs, "less than" $A<B$, "greater than" $A>B$ and "equal to" $A=B$. A high level on the active low enable inputs $E$ forces all three outputs low.

Words of more than 5 bits are compared by connecting 9324 comparators in series; this is done by connecting the $A>B$ and $A<B$ outputs of the first 9324 to the $A 0$ and $B O$ inputs respectively of the next stage.

### 3.2.8 Eight-Input Multiplexer (9312 on Fig. 13B)

The 9312 is an 8-input multiplexer which can select one bit of data from up to eight sources 10-17. It has complementary outputs $Z$ and $\bar{Z}$, active low enable $E$ and internal select decoding. When $E$ is high, output $Z$ is low and $\bar{Z}$ high regardless of the other input conditions. Data is routed from one of the inputs $10-17$ to the outputs according to the three-input binary code applied to the select inputs SO-S2.

### 3.2.9 Read-Only Memory and Drivers (MM5220 and DM8810 on Fig. 13A)

The MM5220 is a 1024-bit static read-only memory (R.O.M.), the contents of which are customer-specified, being inserted during one stage of the device fabrication. The output can be obtained either in the form of $256 \times 4$ bit or $128 \times 8$ bit parallel words, under the control of the MODE CONTROL input; for the T.D.S.A., " $128 \times 8$ " operation is required and to obtain this the MODE CONTROL and A8 inputs are taken to a permanent 0 v as shown in Fig.3. VDD is also taken to 0 v whilst VSS is taken to +15 v and VGG to -15 v . The R.O.M. is a "negative logic" device, i.e. a ' 1 ' is a more negative level than $1^{\prime} 0$ ' and with the aforementioned supply voltages a level on the A1-A8 (binary address), MODE CONTROL or CHIP ENABLE inputs is considered to be a ' 1 ' between $0 v$ and $+4 v$ and a ' 0 ' if between +10 v and +15 v . These high level signals are obtained by using DM8810 high level driver circuits, which are 2-input NAND gates with "free $\mathrm{O} / \mathrm{P}$ collectors" capable of switching at +15 v .
"CHIP ENABLE" is gated into the parallel outputs $\mathrm{B} 1-\mathrm{B} 8$ and when at 0 v will allow the outputs to take up the states of the 8 -bit word selected by the binary address inputs $\mathrm{Al}-\mathrm{A} 7$. When CHIP ENABLE is high, $\mathrm{BI}-\mathrm{B} 8$ will remain low.

The truth table for the R.O.M. used in the instrument (MM5220 GJ) is given below. Address 0 is given by $\overline{\mathrm{A} 1} \cdot \overline{\mathrm{~A} 2} \cdot \overline{\mathrm{~A} 3} \cdot \overline{\mathrm{~A} 4} \cdot \overline{\mathrm{~A} 5} \cdot \overline{\mathrm{~A} 6} \cdot \overline{\mathrm{~A} 7}$, address 1 by $\mathrm{A} 1 \cdot \overline{\mathrm{~A} 2} \cdot \overline{\mathrm{~A} 3} \cdot \overline{\mathrm{~A} 4} \cdot \overline{\mathrm{~A} 5} \cdot \overline{\mathrm{~A} 6} \cdot \overline{\mathrm{~A} 7}$. and so on. It must be rembered here that this is "negative logic", unlike the rest of the logic in the instrument, therefore a ' 0 ' output as given by the truth table is seen as a ' 1 ' by the "positive logic" circuits it drives and a ${ }^{\prime} 1$ ' is seen as a ${ }^{\prime} 0$ '.

### 3.3.1 Oscillators and Dividers (Fig.3)

The $100 \times$ bit rate clock (HSS) required for operation of the T.D.S.A. is obtained from one of two 2.88 MHz oscillators, followed by a divider chain which is conditioned by signals from the SPEED BITS/SEC switch SW9 to give the required division for the speed selected.

The $100 \times$ bit rate clock obtained at the output of the Dividers is "frequency doubled" and the result "divided-by-two", thus giving the final $100 \times$ bit rate clock HSS; this "divide-by-two" action is modified under the control of the Start/Stop Control to improve measurement accuracy.

The oscillators used are a fixed (crystal controlled) oscillator for use when precise setting of speed is required and a variable oscillator for use when checking start/stop synchronous distortion (speed error removed) or setting a speed not given directly by SW9.

### 3.3.1.1 Crystal Oscillator (Fig.3)

This is a straightforward Colpitts oscillator, transistor TRI being the oscillating transistor. The collector of TR 1, which takes no part in the oscillator action itself, is taken to the base of the buffer transistor TR2 from the collector of which the output is taken. Transistors TR 10 and TR 11 are used to inhibit oscill ation when the Variable Oscillator is being used.

### 3.3.1.2 Variable Oscillator (Fig.3)

This is an emitter-coupled, emitter-timed oscillator. TR5 collector, which has no part in the action of the oscillator, provides a signal to drive transistor TR7 which in turn drives the output transistor TR8. Transistors TR4 and TR6 provide constant currents for the oscillator transistors TR3 and TR5, to give linear ramps on the emitters of TR4 and TR5 and thus make the switching points well defined. The amplitude of these ramps is controlled by the resistor RV6 in the collector of TR3, which is variable by $\pm 20 \%$ at the front panel.

### 3.3.1.3 Oscillator Selection (Fig.3)

IC's.20(1,2;9;8) and 12(1,2,3) are used under the control of the CAL/UNCAL switch SWIO (Fig. 10) to decide which of the two oscillators is to be employed. If SW10 is in the CAL position, signal $\overline{C A L}$ is low and the output of the crystal oscillator (TR2 collector) is allowed to switch IC.20(1,2) and hence drive the dividers as IC. 20 pin 9 is low; in this situation IC. 12 pin 2 is also low and thus inhibits the effect of the variable oscillator (TR8 collector). With SW10 in the UNCAL position, $\overline{C A L}$ and hence IC. 20 pin 9 is high and pin 8 will hold the crystal oscillator output low; IC. 12 pin 2 will now be high and therefore allow the variable oscillator to switch IC. 12(1,2,3) and hence the divider. A further effect in this switch position is that the crystal oscillator is prevented from oscillating via transistors TRII and TR 10.

The SPEED BITS/SEC switch SW9 (Fig. 10) applies signals ( $\overline{9600}, \overline{7200}, \overline{4800}$ etc.) to condition the divider chain to give the output frequency required. $\overline{9600}$ will only be low when SW9 is set to $9600 \mathrm{bits} / \mathrm{sec}, 7200$ low for 7200 $\mathrm{bits} / \mathrm{sec}$ and so on down the range. $\overline{\mathrm{EXT}}$ is low when SW9 is switched to EXT, when an external timing signal of $100 \times$ the required bit rate (EXT TIM I/P) can be injected via transistor TR9.

Bistables MD1 and MD2 (IC's. 11(1-6) and 10(1-6) respectively form a divider which can divide by either 3 or 4 , depending on the state of the signal on IC. 19 pin 4. If this signal is low (obtained with speeds of 7200 , $3600,1800,900,90$ and $45 \mathrm{bits} / \mathrm{sec}$ ), IC. 19 pin 6 and therefore MDI input IC. 11 pin 2 will always be high and the divider will divide by 4 . If the signal on IC. 19 pin 4 is high, however (i.e. all speeds other than those just listed), the signal appearing on IC. 11 pin 2 will be identical to that on IC. 10 pin 6 and the divider will divide by 3 . The output of this stage (IC. 10 pin 8) drives a binary divided by 4 stage, MD3 and MD4 (IC's. $10(8-13)$ and $9(1-6))$.

On all speeds other than 110 and $220 \mathrm{bits} / \mathrm{sec}$, IC. 19 pin 10 is high and therefore allows MD4 (IC. 9 pin 6) to switch IC. 19(10,9,8) and hence the clock input (IC. 9 pin 13) to the divide by 2 stage, MD5. If either of these two speeds is selected, however, IC. 19 pin 10 goes low and IC. 25 pin 5 goes high; the signal which is now fed through to the clock input of MD5 is effectively the 2.88 MHz oscillator square wave minus every twelfth positive excursion. This is obtained by decoding one of the states of the first two dividers, which are arranged to divide by a total of 12 . This decode, obtained on IC.24(3-6), is applied to IC. 25 pin 1 to inhibit every twelfth pulse of the 2.88 MHz oscillator present on IC. 25 pin 4. This action reduces the effective frequency of the signal presented to the clock input of MD5 by a twelfth to 2.64 MHz , thus enabling the $100 \times$ bit-rate clock for 110 and $220 \mathrm{bits} / \mathrm{sec}$ working (i.e. 11 and 22 KHz respectively) to be obtained by subsequent normal division, which would not have been possible with the original frequency of 2.88 MHz .

Bistables MD6, MD7 and MD8 (IC's. 8 and 1(1-6)) may be arranged to divide by 5,6 or 8 . If IC. 12 pin 13 is high and IC. 19 pin 12 low (speeds 400,220 , 100 or $50 \mathrm{bits} / \mathrm{sec}$ ) then the signal on MD5 input IC. 8 pin 2 will be the inverse of that on IC. 8 pin 9 and MD6 and MD7 will act as a divide by 3 . The "ANDed" combination of MD6 and MD7, obtained via IC. 17(9,8), is used to drive MD8, which gives a further division by 2 and thus a total division for the stage of 6 . If IC. 19 pin 12 is high and IC. 12 pin 13 low (speeds $7200,3600,1800,900,220,110,90$ or $45 \mathrm{bits} / \mathrm{sec}$ ) the signal on MD6 input IC. 8 pin 3 will be the "ORed" combination of MD7 and MD8, thus making the whole stage divide by 5 . If the signals on IC. 19 pin 12 and IC. 12 pin 13 are both low (all other speeds than those just mentioned) then the bistables will divide by 8 .

### 3.3.1.4 continued

Bistables MD9 and MD10 (IC's.1(9-13) and 2(1-6)) may be arranged to divide by 3 or 4 . If IC. 16 pin 3 is high (speeds 110 or $220 \mathrm{bits} / \mathrm{sec}$ ) then the signal on MD9 input IC. 1 pin 12 will be identical to that on IC. 2 pin 6 (MD10) and the divider will divide by 3 . If IC. 16 pin 3 is low, however (all speeds other than 110 or $220 \mathrm{bits} / \mathrm{sec}$ ) then MD9 input IC. 1 pin 12 will be permanently high and the divider will divide by 4.

Bistables MD11-MD13 (IC's.2(8-13) and 3) will always act as a divide by 8 .

Selection of the appropriate divider output for each speed is accomplished in the "Divider Output Selection" gates.

### 3.3.1.5 Final High Speed Clock Phase Adjustment (Fig.3)

To improve the measurement accuracy of the instrument, HSS (the $100 x$ bit rate clock) is arranged to go to its low level state immediately each new start element has been detected. This is accomplished by taking the initial $100 \times$ bit rate signal on IC. 26 pin 11, forming narrow negative pulses coincident with each transition on that signal and applying the resultant $200 \times$ bit rate signal to the bistable MHS. The latter divides by two to produce the final version of HSS. MHS is reset via its asynchronous input every time a new start element is detected, i.e. every time MSI, the Start/Stop Control bistable (section 3.3.5) becomes set.

IC's.25(8-11;1,2,13,12), 26(1,2,13,12), 27(1,2;5,6) and 14(1,2) comprise the "narrow pulse forming" circuit, together with C 9 and C 10 , which derives the clock input to MHS. IC. $30(1,2 ; 3,4 ; 11,10 ; 13,12)$ and Cll are used to form a narrow negative pulse to reset MHS via the asynchronous input on IC. 11 pin 10, whenever MSI becomes set, as detected by $\overline{M S 1}$ on IC. 30 pins 11 and 13 going low. $\overline{M H S}$ drives IC.29(8-13) to provide HSS and $\overline{\mathrm{HSS}}$ is formed on IC.29(1-6).

### 3.3.2 50-Way Up/Down Counter and Up/Down Control (Fig.3)

The b.c.d. 50-Way Up/Down Counter is driven by the $100 \times$ element-rate clock HSS. Its purpose is to define the $1 \%$ divisions of each incoming data element from 49\% "Early" to $49 \%$ "Late" relative to the "ideal transition" point, the Up/Down Control giving the Early/Late indication. When allowed to run, the counter counts 0-49 "up" from the "ideal transition" time to the "ideal" mid-point of a data-element period and 49-0 "down" from the ideal mid-point to the ideal transition time. Any data transition detected during the "down" half-cycle is considered to be "Early" and one detected during the "up" half-cycle is considered to be "Late", the b.c.d. state of the counter at the instant of transition detection giving the magnitude of the displacement from the ideal, defined as a percentage of the element-period i.e. the "percentage distortion" of that transition. Fig. 12C gives examples of "ideal", "early" and "late" transitions detected and also shows the action of the counter relative to the Up/Down Control, whilst Fig. 12D gives examples in greater detail, showing the relationship of the counter outputs for transitions distorted by specified amounts.

IC's. 4 and 6 are each 10 -way b.c.d. up/down counters and form the "units" and "tens" stages respectively. IC13(1-6) is MUP, the Up/ Down Control which permits the counter to count up when pin 6 is high and down when pin 6 is low. MUP is set by the detection of "count 0 down" (CODOWN) at IC.21(4-6) causing pin 3 of IC. 13 to go high, via IC. 14 pin 3. It is reset by the detection of "count 49-up" (C49UP) at IC.21(1,2,13,12) causing pin 2 of IC. 13 to go high via IC. 21 pin 11 . At these changeover points, the Up/Down Counter itself is prevented from stepping by a signal applied to the "count enable" input pin 13 of both IC.4-6, derived via IC. $14(5,6 ; 9,8$ and 11,10$)$, which is at 0 v both at "count 0 -down" and "count 49-up". This gives a "count 0 " position either side of the "down-to-up" changeover point and a "count 49" position either side of the "up-to-down" changeover point as shown in Fig. 12D. Gate IC's.28(8-11) and 12( $4,5,6$ ) are used to hold the counter in the "count 1-down" state when the Start/Stop Control is in its reset state (section 3.3.5) as shown in Fig.12D, whilst 27(11,10) and 14(13,12) are used to reset the counter to "count 0-up" for STOP PULSE measurement (see sections 3.3.5 and 3.3.8) . IC.27(9,8) is used for "Phase-Locking" purposes (section 3.3.7).

### 3.3.3 Received Data Input Circuits (Fig.2A)

3.3.3.1 The signal input circuitry of the equipment consists of two amplifiers mounted on the mother board. The Waveorm Display Amplifier converts the wide range of input levels to a signal capable of driving the $Y$ scan circuit, whilst the Input Data Amplifier produces the $0 v$ and $+5 v$ signal $1 / P$ DATA to drive the logic circuits. In order to produce a faithful representation of the input on the C.R.T., the former amplifier, comprising TR's. 17 and 42, does not saturate and has a variable feedback as gain control called Waveform Amplitude, mounted on the rear panel.

An attenuation circuit precedes both amplifiers to reduce the high voltage input signals to a more manageable level. Signals from the front panel V24 terminal are attenuated by R's 22 and 23 in order that TR14 is working within its design limits over the full range of V24 specified levels. The attenuation network for the high level input is dependent on the mode of T.D.S.A. working, i.e. series or shunt working as selected by the rear panel switch. For shunt working the input impedance is obviously required to be high, so the input from the front panel is attenuated by R24 and R22 before being converted to logic levels by the amplifier consisting of TR's 14 to 9 . In the series working mode the equipment is required to present a very small impedance to the line, so with switch 16 in the closed position, the line signals are detected across an 18 ohm resistor R21. Zener Diodes D and D on the rear panel protect the input transistors against excessive voltage. TR13 is included in the emitter chain of TR14 to ensure a constant potential at the emitters.

### 3.3.3.2 Threshold Detection

A further function performed at the input to the Input Data Amplifier is selection of the threshold voltage at which transitions are detected on a high level input signal. Provision is made for threshold detection on three types of high level input by selecting the required position on the front nanel switch SW?.
(a) Single Current tve (SW2 position 3)

With the front panel input selector switch in this position, the threshold potentiometer, RV7, mounted on the rear panel, becomes part of a potential divider chain across the +15 v rail through resistor R6 to R10. Threshold detection is made by comparing the potential on the wiper of RV7 with the input waveform at the common emitter pair TR14. When the voltage of a positive going transition on the R22 base of TR14 exceeds the threshold voltage on the other base, the potential at the junction of R20 and TR 14 collector will fall to a level determined by the amount of constant current preset, by RV2. Negative going input transitions will cause TR14 to reset at the same threshold potential. TR14 collector waveform appears at the common emitter point of TR's 9 and 10, at the mean d.c. level of 0 v , after a level change through zener diode D2. TR11 will reverse bias protection DI, is switched by this waveform to produce the logic level input to the digital circuitry DATA.
(b) Single Current -ve (SW2 position 2)

For this type of input the threshold potentiometer RV4 is referenced to the -15 v rail through RI .
(c) Double Current (SW2 position 1)

For this condition the output from the common emitters of TR's 9 and 10 is attenuated and fed back from RV4 wiper to TR14. The following waveform comparison is made by TR 14.


Waveform A - Attenuated input waveform on TR14 base (R22).
Waveform B - TR14 base (Threshold potentiometer).
Diag. 5.
As Waveform B is variable in amplitude, the point on the transition that TR14 changes state may be selected by the rear panel control. For correct threshold detection on double current the waveform at TR 10 emitter must consist of equal voltage excursions about 0 v . To obtain this condition the constant current through TR14 must be set by adjustment of RV2.

### 3.3.4 Input Data Retiming and Transition Detection (Fig.4)

The logic level input data signal $\overline{1 / P D A T A}$ (see section 3.3.3) is fed to a 3-stage shift register MT1, MTE and MT2. Here it is retimed to the $100 \times$ element rate clock $\overline{H S S}$ and transition of input data detected by comparing the shift register stages with each other. During the "Down" or "Early" half-cycle of the Up/Down Counter this comparison is between the first two stages, $\overline{M T 1}$ and MTE, a positive transition being detected if MT1 and MTE are both high and a negative transition of MT1 and MTE are both high. For the "Up" or "Late" half-cycle the comparison is between the second and third stages, MTE and MT2, where a positive transition is detected if MTE and MT2 are both high and a negative transition if MTE and MT2 are both high. The "transition - detected" pulses so obtained are equal in width to one period of $\overline{H S S}$. The distortion display requires that the deflections produced for all distortion values other than $0 \%$ are only present for the first (or negative) part of $\overline{\mathrm{HSS}}$, so that nominally the deflection is only for half the transition - detected pulse period. This is achieved by gating the transition - detected signals with a signal HSS', equivalent to HSS at all but the $0 \%$ time as decoded from the Up/Down Counter. HSS' is also gated with the "transition" signals from the "Hold Peak" Stores see section 3.3.9.

I/PDATA is fed to MTI set input on IC. 27 pin 2 and the inverse to the reset input on IC. 27 pin 3 via IC.26(13,12). Negative transitions are detected using IC. $31(1,2,13,12 ; 11,10,9,8)$. During the "Early" halfcycle $31(11,10,9,8)$ is used, as pin $11(\overline{M U P})$ is high, whilst during the "Late" half-cycle $31(1,2,13,12)$ is used, as pin 1 (MUP) is high. The "wire OR'ed"combination of these two gates is fed to IC. 14(9,8) to produce the "negative transition detected" signal NTD, a positive pulse, on pin 8. Similarly, positive transitions are detected using IC's.30(8-13) and $31(3-6)$. During the "Early" half-cycle (30(8-13)) is used as pin 9 (MUP) is high, whilst during the "Late" half-cycle $31(3-6)$ is used as pin 3 (MUP) is high. The "wire OR'ed" combination of the two gates is fed to IC.29(1,2) to produce the "positive transition detected" pulse PTD on pin 2.

NTD and PTD gated with HSS' at IC's. $21(4,5,6)$ and $21(1,2,3)$ respectively to produce $\overline{T D N}$ and TDP. These latter signals are also controlled by the "Hold Peak" Distortion Stores "Transition Display" Modification Logic see section 3.3.9. TDN is further taken through IC. $7(13,12)$ to produce TDN which drives the appropriate input to the Y Summing Amplifier (section 3.3.11.4) to produce the Y deflections relevant to negative transition markers. $\overline{\text { TDP }}$ is taken through IC's. $15(13,12,11)$ and $26(8,9)$ to produce $\overline{\text { TDP' }}$, which drives the $Y$ Summary Amplifier input relevant to positive transition markers. The latter two gates are necessary to enable the insertion of the positive "blip" to mark the significant digits to the Error Counters (section ); if the DISPLAY CONTROL switch SW6 is not set to ERROR STORE, $\overline{D E}$ on pin 15 of IC. 15 is high, thus enabling TDP to switch TDP'.

HSS' is formed using IC. $8(13,12,11 ; 10,9,8)$. Pin 9 is controlled by HSS, whilst pins 13 and 12 are controlled by the Up/Down Counter count decode signals COT and COU, which go high during the "count 0 -tens" and "count 0 -units" periods respectively of the Up/Down Counter. IC's. $13(10,9,8)$ and $7(10,11)$ are used to clamp HSS' to $0 v$ when ERROR STORE is selected by the DISPLAY CONTROL switch SW6, when $\overline{D E}$ on pin 11 of IC. 7 is taken to 0 v . This is to prevent "distortion" transition markers being superimposed on the Error Count display.

IC. $14(3,4 ; 5,6)$ is used to produce $\overline{T D D}$, which is a negative-going pulse for each distortion marker to be displayed, used in the Blanking and "Bright-Up" Waveform Generation circuits (sections 3.3.14 and 15). TDD is also controlled from the "Hold Peak" Distortion Stores circuit and the Error Counters (to produce the positive "blip" previously mentioned). IC.14(11,10;13 is used to produce a similar signal to TDD, but which is not controlled by the "transition" signals from the "Hold Peak" Distortion Stores, for use in the Phase-Locking Circuit (section 3.3.7).

### 3.3.5 Start/Stop Control (Fig.5)

For START/STOP working as selected by SW7, Start/Stop Control consists essentially of a bistable, MSI, which is set when start polarity is detected on the data input and reset when the centre of the stop element of the incoming character is reached, or if a "short start" condition is detected in the Short Start Reject Circuit (section 3.3.6). If SW7 is set to FREE RUN or SYNC, however, another bistable, MS2 (Fig.3), will be set half an element period after MSI which will inhibit any further reset to MSI.

MSI (IC. 18(1-6)) is set via its asynchronous input on pin 4, using IC. $19(1,2,13,12)$. The inputs on this gate are $\overline{M S 1}$ on pin 1 and STPOL on pin 2, which goes high when start polarity is detected on the data input. STPOL is derived using IC's. 19(3-6), 20(10,9,8) and 6(8-13), controlled by the START polarity switch SW3; I/P DATA on IC. 20 pin 10 goes high when the actual data input to the instrument goes positive, whilst PST on pin 9 is taken to $0 v$ when switch SW3 is set to " + ". IC. 19(1,2,13,12) is also used to set MGR - see section 3.3.8.

For START/STOP working, MS1 is reset when the middle of the stop element is reached. The stop element time is obtained by decoding the appropriate state of the Character-Length Counter in the "Character-Length Selection" gates and switching the result through IC.20(1,2,3) via pin 2, whilst the element centre time "count 49-up" is ANDed to the result by feeding C49UP through IC. $20(4,5,6)$ via pin 5 . The result is applied to the reset input of MS1, pin 2 of IC. 18.

The signal SHORT START REJECT on pins 1 and 4 of IC. 20 will go low if a "shert start" is detected during the first $40 \%$ of the start element period (section 3.3.6), thus resetting MSI.

For FREE RUN and SYNC settings of SW7, bistable MS2 (IC. 13(8-13) on Fig.3) will be set when the centre-point of the start element period has been
reached, via IC. $20(3,4 ; 5,6)$. The inverse output of MS2 (IC. 13 pin 8) is then used to clamp the reset input to MS1 (IC. 18 pin 2 of Fig.5), so that MSI remains set. To get out of this condition, switch SW7 would have to be returned to START/STOP; this will take $\overline{\mathrm{SS}}$ on MS2 asynchronous reset input (IC. 13 pin 10) to $0 v$, holding MS2 reset and therefore allowing MSI to be reset.

### 3.3.6 Short Start Reject Circuit (Fig.3)

The Short Start Reject Circuit action can be selected by wire links on Board 1, such that the main Start Stop Control bistable MS1 will be reset if more than a preset amount of continuous stop polarity is detected during the first $40 \%$ of a supposed start element. A decade counter clocked by HSS, the $100 \times$ element rate clock, is allowed to run if stop polarity is detected during this $40 \%$, but is held reset when start polarity is present on the input data line. If the $10 \%$ S.S. REJ link is present, a reset will be applied to MS1 if the decade counter reaches its terminal count, thus indicating that a $10 \%$ period of continuous stop polarity has taken place. If the $5 \%$ S.S.REJ link is present, MS1 will be reset if the decade counter reaches a count of 5 .

The decade counter is formed by the "9310" IC.5. The CEP (enable) and PE(preset) inputs are controlled by IC. $7(5,6)$, which holds these points low when the Up/Down Counter count exceeds 40 , and IC. $28(1,2,13,12)$ via IC. $7(11,10)$. Pin 13 of IC.28, controlled by IC.27(13,12), goes high when stop polarity is present on the input data line and the other two inputs on pins 1 and 2 of IC.28, MST4 and MST1 respectively (from the CharacterLength Counter, section 3.3.8), define the first half of the start element. IC. $28(4-6)$ is used to provide the reset to MSI (SHORT START REJ) for the $10 \%$ S. S.REJECT setting whilst IC. 26(1-6) provides the reset for $5 \%$ S.S. REJECT.

### 3.3.7 Phase-Locking Circuit (Fig. 4)

The purpose of the Phase-Locking Logic is to line up the zero point of the 50 -way Up/Down Counter with the time when an "average" incoming data transition might be expected, i.e. to line up the "count 0 " position with the "ideal transition" time. This is done by examing the relationship of these transitions to the Up/Down Counter count. If the transitions tend to occur more in the "early" or "down" half-cycle of count, then the length of count is reduced to 99 until the relationship is correct. On the other hand, if the transitions tend to occur more in the "late" or "up" half-cycle, then the length of count is increased to 101 until the correct relationship is achieved. The corrections are applied at the "count 0-down" time of the Up/Down Counter. When shortening the count, the Counter goes straight from the "count 0-down" to the "count 1-up" state, whilst when lengthening the count, it stays on the "count 0-down" position for two periods of HSS, the $100 \times$ element-rate clock.

The type of correction to be applied is determined by comparing successive pairs of input data fransitions as follows:
(a) If both transitions in a pair occur during the "early" or "up" halfcycle, then correction is appl ied to shorten (or "advance") the count;
(b) If both occur during the "late" half-cycle, then correction is applied to lengthen (or "retard") the count;
(c) If the two transitions occur during opposite half-cycles, then if the "early" transition occurs at a larger displacement from the counter zero point than does the "late" transition, "advance" correction is applied. Similarly, if the "late" transition is farther from the counter zero point than is the "early" transition, then "retard" correction is applied.

The phase-locking operation is controlled by a 3-stage counter, MPL 1-3, which is used to determine the sequence of actions. A subsidiary 50 -way up/down counter is used for determining the relative displacement of success ive "early" and "late" transitions. The action is best depicted using the following flow diagram, where the subsidiary up/down counter is referred to as "Counter 2":


Note: (i) TDS is the "transition detected" signal from the Input Data Retiming and Transition Detection Circuit (section 3.3.4).
(ii) CODOWN defines the "count 0-down" period of the main 50-way Up/Down Counter.
(iii) TCA and TCB are the terminal count outputs of the first and second stages respectively of Counter 2, the subsidiary 50-way up/down counter.
(iv) MUP is the Up/Down Control bistable of the main 50-way Up/Down Counter. It is set (MUP high) during the "late" half-cycle and reset (MUP low) during the "early" halfcycle.

The 6 sets of double horizontal lines in the diagram represent the 6 combinations or "states" of MPL1-MPL3 which are used in the phase-locking sequence. The "diamond" symbols represent que stions with "Yes" (Y) and "No" (N) answers. For example, starting from the "rest" state of MPL1. $\overline{\text { MPL2 }} . \overline{\text { MPL3 }}$, if a transition is not present (TDS "N"), Counter 2 will be stepped in the up direction, except that if the main 50 -way Up/Down Counter is on its "count 0-down" position (CODOWN "Y"), Counter 2 will be reset. If a transition is present (TDS "Y"), however, and the main Up/Down Counter is in its "up" half-cycle (MUP "Y"), then MPLI will be set and the state of the Phase-Locking Circuit will now be MPL1. $\overline{M P L 2} . \overline{M P L 3}$. If the transition had occurred during the main Up/Down Counter's "down" halfcycle (MUP "N"), then MPL2 would be set instead and the state would become $\overline{\text { MPL1. MPL2. }} \overline{\text { MPL3 }}$.

### 3.3.8 Character Length Counter (Fig.5)

This is a 4-stage binary counter, MST1-MST4, which for all positions of the DISPLAY CONTROL switch SW6 other than STOP PULSE is initially held in its "maximum count" position. When detection of start polarity on the data input causes the Start/Stop Control, MSI, to set (section 3.3.5) the counter is allowed to run, being stepped at the centre of each incoming data element period until the centre of the stop element period has been reached. At this point, and if the START STOP - FREE RUN - SYNC switch SW7 is set to START/STOP, MSI will be reset and the C-L Counter Reset Control, MGR, set, which will reset the counter back to its "maximum count" position. This reset stays on until MGR itself is reset by MS1 being set again and the whole process repeated for the next character.

If the DISPLAY CONTROL switch is set to STOP PULSE the counter is still stepped at the centre of each element period, and when the centre of the step element period is reached and if SW7 is still set to START/STOP, MSI will be reset, but the Character-Length Counter and Up/Down Counter (section 3.3.2) will be allowed to keep running until the next start polarity is detected on the data input. This sets MGR, which resets the CharacterLength Counter to its "maximum count" position and the Up/Down Counter to "count 0 -up" and sets MSI (section 3.3.5). The process is then repeated for this next character.

If SW7 is set to FREE RUN or SYNC, MS1 will not be reset again, thus allowing the counter to run continuously.

MSTI-MST4 are formed by IC's. 12 and 13. The input clock to MSTI is MUP, the Up/Down Control on IC. 12 pin 1. MGR is IC. 18(8-13), pin 9 of which is the reset signal to the counter. The clocked set input to MGR for all but STOP PULSE measurement is derived via IC. 22(1,2;11, $10 ; 13,12$ ); pin 11 is low as LOST on IC. 1 pin 11 is high (see Fig.7A), C49UP on pin 1 is a signal from the Up/Down Counter which goes low at "count 49-up" and $\overline{L A B}$ on pin 13 is a signal which is low during the last state of the CharacterLength Counter as selected by the ELEMENTS PER CHARACTER switch SW8 in the Start/Stop Control circuit. IC. 19(1,2,13,12) applies control via MGR's asynchronous input pin 10 on IC.18; pin 1 is MSI's reset output and pin 2 is STPOL, a signal which goes high when start polarity as selected in the Start/Stop Control is present on the data input. The set output of MGR on pin 8 of IC. 18 is controlled by IC.2(9,8); for other than STOP
 high, but for STOP PULSE measurement the signal LOST. MGR is used to set MSI in the Start/Stop Control circuit (section 3.3.5) after start polarity has been detected.

### 3.3.9 "Hold Peak" Distortion Stores (Fig. 5)

These two stores are used to hold the maximum values of distortion for both "Early" and "Late" transitions of input data. When a transition is detected, the count of the 50 -way Up/Down Counter at that instant is compared with the count held in one of the stores (the "Early" or "Late" store as appropriate). If the Up/Down Counter's count exceeds that held in the store, then the counter's count is fed into the store, together with the transition's polarity, to become the new "Hold Peak" value. The "Hold Peak" value of distortion is displayed by detecting when the Up/Down Counter and store counts agree and using this to insert a positive or negative "transition" marked as appropriate at that point. There is only one trace when the DISPLAY CONTROL switch SW6 is set to HOLD PEAK, even when SW7 is set to START/STOP; in this latter condition the 6-9 traces relevant to the SEP. ELEM DIST' $N$ setting are combined into one (section 3.3.11) as the "Hold Peak" value of distortion is for all transitions.

The store for "Early" transitions consists of two 4-bit latches IC's.3(1-11) and $4(13-23)$. IC. $4(10,11)$ is used to store the polarity of the transition, whilst the remaining 7 latches contain the BCD state of the Up/Down Counter which corresponds to the distortion of that transition. Similarly the "Late" Store consists of the two 4-bit latches IC's.3(13,23) and 4(1-11), where IC. $4(10,11)$ stores the transition - polarity and the remaining latches store the BCD distortion of that transition.

The comparison of the Up/Down Counter and "Hold Peak" stores is done using the two "9324" comparator circuits, IC's. 16 and 17. The "A" set of inputs to the comparators is controlled by the "Early" Store outputs during the "Early" or "down" half-cycles of the Up/Down Counter and by the "Late" Store during the "Late" or "up" half-cycle. This is accomplished using IC's. $8,9,10(1,2,3 ; 4,5,6 ; 13,12,11)$ and $11(4,5,6 ; 10,9,8 ; 13,12,11)$ and signals MUP and MUP from the Up/Down Control bistable via IC.2(11, 10;9,8). The "B" set of inputs is controlled by the inverse outputs of the Up/Down

Counter ( $\overline{\mathrm{C} 1}, \overline{\mathrm{C} 2}$ etc.).
The Transition Polarity Selection gates are used to control whether the Store up-dates on positive only, negative only or all transitions. The signal NEG ONLY on IC. 7 pin 9 can be taken to 0 v by a back-panel link (Fig. 11) if storage of negative transitions only is required. Similarly, $\overline{\text { POS ONLY }}$ on IC. 7 pin 12 can be linked to 0 V if storage of positive transitions only is required. Signals NTD and PTD on IC. 7 pins 10 and 13 are respectively the "negative transition detected" and "positive transition detected" pulses - see section 3.3.4. When a transition is detected and according to the POS ONLY/NEG ONLY linking, IC. 7 pins 8 and 11 will go low, taking one "active low" Enable input of each 4-bit latch circuit low.

Up-dating of the "Early" store is controlled by IC. 14(1,2,13,12). Pin 1 has a signal from the comparison circuit which is high when the Up/Down Counter's count is greater than the count in the store. Pin 2 is fed by a $100 \times$ element rate signal which is formed by inverting $\overline{H S S}$ and applying a delay circuit so that the signal goes high approximately 300 nanoseconds after $\overline{H S S}$ has gone low; this is necessary to prevent the store being up-dated incorrectly at the Up/Down Counter switching times. Pin 13 has the "count down" signal $\overline{M U P}$ from the Up/Down Control bistable, which goes high for the "Early" half-cycle of the Up/Down Counter. Coincidence of all 3 signals plus a "transition detected" condition as determined by the Transition Polarity Selection gates will generate a "transfer" condition at the "Early" Store by taking both the "active low" Enable inputs of the 4-bit latches low, thus enabling the latches to take up the states of the Up/Down Counter outputs present on 7 of the ir "D" inputs. The remaining "D" input, IC. 4 pin 22 is controlle d by MTI from the Input Data Retiming and Transition Detection circuit (section 3.3.4), so that the corresponding "Q" output on IC. 4 pin 23 will go high if the transition which initiated the transfer action is positive.

Up-dating of the "Late" Store is controlled by IC. 14(8-11). The signals on the inputs are the same as for the "Early" gate desdribed above, excepting that pin 9 has the "count up" signal MUP, which goes high for the "Late" half-cycle of the Up/Down Counter. In a similar manner to the "Early" Store up-dating, coincidence of all 3 signals plus a "transition - detected" condition causes the state of the Up/Down Counter to be staticised in the latch circuits, together with the transition polarity.

The stores are reset manually by operating the HOLD PEAK RESET pushbutton PBI, which takes signal $\overline{\mathrm{DRS}}$ on the reset (MR) inputs of the latches to Ov .

The "Hold Peak" transition markers are inserted using IC's. $7(1,2,3)$ and 15. IC. 15(1-6) is used to modify the signal TDP, which provides the positive transition marker as described in section 3.3.4. Pin 1 is controlled by the "carly" Store "transition polarity" output (IC. 4 pin 23) during the "Early" half-cycle; this is accomplished via IC's. $10(10,9,8), 11(1,2,3)$ and $7(4,5,6)$. Pin 14 is controlled by the comparator circuit and goes high when the Up/Down Counter and Store counts agree. Pin 2 has the same "deflection modification" signal HSS' as is used for insertion of "actual transition" markers, described in
section 3.3.4. Pin 5 is low unless HOLD PEAK is selected by SW6, when the signal HOLPK on IC. 14 pin 5 will be at $0 v$.

IC. 15(8-13) is used to modify the signal TDN, which provides the negative transition marker as described in section 3.3.4. The inputs on IC. 15 pins 13,10 and 12 are the same as those on pins 2,5 and 4 respectively (on the "TDP" gate), whereas that on pin 9 is the inverse of that on pin 1 to insert markers of the opposite polarity.

IC. $7(1,2,3)$ is used to modify $\overline{\text { TDD }}$ which gives the relevant control in the "Bright-Up" Waveform Generation circuit for insertion of transition markers (sections 3.3.13.1 and 3.3.15) . Pin 2 is fed by the comparator signal which goes high when the Up/Down Counter and Store counts agree, whilst pin 1 is only high if HOLPK is at 0 v on IC. 14 pin 5.

### 3.3.10 C.R.T. X Deflection C ircuit (Figs. 2A, 4 and 8A)

The C.R.T. display in the $X$ direction is made up of a series of dots corresponding to logic level information from the digital circuitry. This type of read-out has the advantage of being accurate without the need for complicated alignment against cursor lines.

### 3.3.10.1 Pump Circuit (Fig.8A)

Conversion from digital to analogue signals far the timebase is made using the Pump Circuit. The signal input to the $X$ Amplifier P.C.B. from the logic is called PUMP, and takes the form of a square wave containing as many positive edges as there are dots required across the C.R.T. screen. This waveform is amplified by TR5 to present a 30 v square wave to the pump input capacitor, C13. TR8, the pump transistor, is a common base amplifier with a predominantly capacitive load, C4. The negative edges of the waveform on C13 cause TR8 to conduct and so increase the negative charge across C4. As the collector of TR8 is a very high impedance point, C4 retains its charge until the next negative edge on C13 thereby producing a negative going staircase waveform. For normal start stop working the staircase consists of 99 steps, which is reset at a command from the logic by discharging C4 with TR9. The pump is reset by a positive pulse on the pump reset input REPUMP which turns off TR10, allowing TR9 to conduct due to the base current through R19. An impedance buffer, formed by emitter follower TR11 and 12, is used to couple the timebase waveform from TR8 collector to the input of the $X$ Scan Amplifier. As the $X$ sensitivity of the C.R.T. varies from tube to tube the timebase waveform amplitude is preset by adjusting the A.O.T. capacitor C3.

When using the instrument as an input waveform monitor, the display requirement changes from one element per scan to one character per scan. As the number of dots required for one element is 100 , the timebase waveform when displaying a character contains the following number of steps:-

$$
100 \times \text { (No. of Elements/Character }+1.5)
$$

The reason for the additional 1.5 is that the whole of the start pulse and hal $f$ a bit of stop pulse are included in the character display. To maintain the timebase waveform amplitude for correct scan length, with a greater number of steps, the pump input waveform on Cl 3 is reduced in amplitude. This reduction is made by switching on TR6 for 5 bit input characters, and TR7 for 6,7 and 8 bit input characters.

### 3.3.10.2 Pump Input Waveform Generation (Fig.4)

The Pump Circuit input signal PUMP is for the most part equivalent to HSS, the $100 \times$ element-rate clock. When displaying distortion, the effect of the cycle of HSS that occurs during the "count 0 -up" period of the Up/Down Counter is gated out, so that the calibration dot positions on the C.R.T. screen for "count 0 -down" and "count 0 -up" are superimposed; put another way, this is so that the $0 \%$ Early and $0 \%$ Late marker positions are the same on the screen. When displaying start/stop distortion or the state of the Error Counters, the pump signal is also inhibited during the "all l's" state of the Character-Length Counter.

PUMP is formed at IC. 19(8-11). Pin 9 contains the $100 \times$ element-rate signal HSS. Pin 10 has the signal which inhibits PUMP at the "count 0-up" position whilst pin 11 has the signal which inhibits PUMP during the "all l's" state of the C-L Counter.

### 3.3.10.3 Pump Reset Generation

The Pump Circuit is reset by the signal REPUMP formed on bistable MFB IC.28(1-6). For the distortion and Error Count display, this bistable is set by the "count 49-up" signal from the Up/Down Counter, i.e. at the end of each scan of marker dots, for all scans, except the last one, when displaying start/stop distortion or the state of the Error Counters. For the latter two conditions, MFB is set just before the beginning of the first trace. Once set, MFB is always reset half a period of HSS later via its asynchronous input. For the INPUT WAVEFORM position of SW6, MFB is set half an element-period after the beginning of the stop pulse, i.e. at the end of the last state of the Character-Length Counter.

The "end of trace" signal C49UP is applied to MFB's set input via IC.26(11, 10). The remaining control to this point is applied via IC.26(5,6), and is as follows:

IC. $21(13,12,11)$ is used to enable the input for all scans except the last. LAB on pin 12 goes low during the last scan, i.e. the last state of the Character-Length Counter, whilst $\overline{\text { DIC }}$ on pin 13 is high for all positions of SW6 other than INPUT WAVEFORM. IC.26(3,4), on the other hand, is used to enable the input during the last state of the C-L Counter (LAB) for the INPUT WAVEFORM, STOP PULSE and non start/stop DISTORTION settings of SW6, as detected by IC. $6(1,2,13,12)$.

MFB is reset using IC. $21(10,9,8)$, which has $\overline{H S S}$ on pin 9 and $\overline{M U P}$ (from the Up/Down Control) on pin 10; the effect of this is to apply a negative pulse on IC. 28 pin 4 half a period of HSS after the beginning of each trace.

The X Scan Amplifier, comprising TR's. 13 to 17 mounted on the X Amplifier P.C.B. is a differential type using the input on TR13 base for the scan waveform, and the TR16 base input for $X$ shift. Both input transistors are high frequency amplifiers driving the high voltage common base transistors, TR14 and 15 Quiescent current in both legs of the amplifier is set to approximately 5 mA by the constant current transistor TR17. Resistors R25 and 35 are included to prevent either input transistor being switched off, which would limit the speed of operation.

Front panel controls include a horizontal magnifier which increases the gain of the amplifier by connecting the 330 ohm resistor R28 across R29 and R30. This gives an increase in gain of approximately 2.5 times on all switch positions except X1. High frequency gain compensation is provided in the form of C7 and C9 to speed up flyback on the magnified and X1 gain positions respectively. Adjustment of these A.O.T. capacitors is made by connecting a high impedance, low capacity oscilloscope probe to each $X$ output point (TR's. 14 and 15 collecter). With the probes feeding into a dual trace oscilloscope, the latter being set to add algebraically one normal and one inverted trace, the capacitors are adjusted on their respective gain ranges for optimum flyback conditions at 9.6 Kbits/sec, i.e. not slow and rounded caused by too little capacity and no overshoot caused by too much capacity. Fig. 12A gives typical examples of waveforms. The final A.O.T. capacitor, C6 compensates for the removal of the oscilloscope probes and is adjusted for overall picture improvement at 9.6 Kbits/sec by observing the C.R.T. display.

### 3.3.10.5 Switched $X$ Shift Adjustment (Fig.8A)

On position 3 and 4 of the Horizontal Magnifier switch ( $50 \%$ E to $10 \%$ E and $10 \% \mathrm{~L}$ to $50 \% \mathrm{~L}$ ), the required X shift is internally generated by the circuitry comprising TR's 18 to 22. Position 3 of the switch connects the logic signal EE (Expand Early) to 0 v . This signal is routed via R92 on the motherboard to the emitter of TR19 on the X Amplifier P.C.B. and causes the latter transistor to conduct. A collector current of 1 mA , set by R 924.7 K , pulls down the base, and hence emitter of TR18 to a voltage determined by R39 and R40 in parallel. TR18 then increases the current through the lower leg of the $X$ shift potentiometer chains, taking the base of TR16 positive, which centres the early part of the $X$ scan on the C.R.T. Because of a tolerance on the C.R.T. $X$ sensitivity, the amount of $X$ shift requires is preset for a given tube by the A.O.T. resistor R39. To generate the required $X$ shift on switch position 4, the logic signal EL (Expand Late) is routed through R93 on the motherboard to TR20 on the $X$ Amplifier P.C.B. The circuit action is similar to that previously described, but with one more inversion, such that TR22 increases the current through the upper leg of the $X$ shift potentiometer chain, pull ing TR10 base more negative. The amount of $X$ shift is preset by the A.O.T. resistor R44.

C12 (47p) is connected between TR16 base and $0 v$ to eliminate the effect of high frequency oscillations.
3.3.11 C.R.T. Y Deflection Circuit (Figs. 2A, 4 and 8B)

Four types of waveform are required for $Y$ deflection:-
(i) A step waveform for the SEP. ELEM DISTN (START/STOP only) STOP PULSE and ERRORS STORE (type 1A only) positions of the DISPLAY CONTROL SWITCH, to give the appropriate number of "element transition" scans.
(ii) A steady "mid-screen" condition for the HOLD PEAK DISTN and SEP. ELEM DISTN (FREE RUN and SYNC modes), where a single scan of marker dots is required.
(iii) Positive and negative transition markers for all but the INPUT WAVEFORM display.
(iv) The input data waveform when set to INPUT WAVEFORM.

For the step waveform of (i), a 4 input binary number DAI-DA4 is applied to R33, R35, R37 and R39. These resistors control the input to the Summing Amplifier (IC.2) and are of such values that a unit level change of DA2 produces twice the voltage excursion on IC. 2 pin 6 as that produced by a unit level change of DA1. Similarly a change of unit level at DA3 has four times the effect as that of DAI and a unit change at DA4 eight times the effect.

The mid screen position (ii) is obtained by holding the DA converter inputs to a fixed position.

The Transition Markers $\overline{T D P}$ (positive transitions) and TDN (negative transitions) (iii) are applied to pin 6 of IC. 2 via resistors R26 and R27 respectively and provide the basic ' $Y$ ' deflection. The inputs are of opposite polarity and cause the 'blip' to move upwards in the case of a TDP pulse and downwards in the case of a TDN pulse.

For the Input Waveform display (iv) the output of the Waveform Display Amplifier (Fig.2A - motherboard) is applied via SW6 (Fig.10) to the 'Y' Scan Amplifier.

### 3.3.11.1 Digital to Analogue Converter (Fig.8B)

The four element (DA1-DA4) logic inputs to the DA converter are buffered by IC.1-3, 4-5, 6-8, 9-12, 13 .

The logic state at the input pins of the IC's. determine the voltage level across the associated resistors and hence the level of voltage output from the DA converter to the Summing Amplifier IC.2.
'Pull up' and A.O.T. resistors are included to compensate for variations in the output characteristics of the logic "IC's" buffering the DA converter.
'SUM OUT' output is the result of the total level of inputs to the summing amplifier IC. 2 and the amount of amplifier set in by RV4.

### 3.3.11.2 Digital to Analogue Converter Input Generation (Fig.4)

To give the step waveform described in section (i), the logic controlling the D to A Converter inputs arranges that for the STOP PULSE position of SW6, DAI is equivalent to the output MSTI of the lst bistable stage of the Character-Length Counter, DA2 equivalent to MST2 from the 2nd bistable, DA3 to MST3 from the 3rd bistable and DA4 to MST4 from the 4th bitstable. The same is true for the SEP. ELEM DIST (START/STOP only) and ERROR STORE positions of SW6, except that the "DA" signals are switched to give the "middle scan" position when the Character-Length Counter is in the "all l's" condition, i.e. for the period starting one-half of a unit element after the beginning of the stop element and ending at the mid-point of the next start element; stated alternatively, this is the period between the end of the last scan for one character and the beginning of the first scan for the following character.

For the condition described in section (ii), the logic arranges the "DA" inputs to give the "middle scan" position continuously. When the ELEMENTS PER CHARACTER switch SW8 is set for 5-unit characters, the middle scan is considered to be the 4th one, i.e. the scan for displaying the transition time between the 3rd and 4th information elements. For 6-8 unit characters the 6 th scan position is selected.

The "DA" inputs are formed using IC's. $12,20(1,2 ; 3,4 ; 5,6 ; 11,10 ; 13,12)$ and $13(1,2,3)$. Selection of the middle scan is done using $\mathrm{IC}^{\mathrm{t}} \mathrm{s} .6(3-6)$ and $7(1,2)$. IC. 6 pin 5 is taken low when HOLD PEAK is selected by SW6. Pin 4 always remains high. Pin 3 is controlled by $I C .13(4,5,6 ; 13,12,11)$; it will be held low.
(a) if SYNC or FREE RUN is selected by SW7 and SW6 is not set to ERROR STORE, in which case the signals $\overline{D E}$ and $\overline{S S}$ on IC. 13 pins 5 and 4 respectively will be high.
or (b) if the Character-Length Counter is in its "all 1's" state, as detected by signals MST3 and MST4 on IC. 13 pins 12 and 13 respectively being high.

When the middle scan is selected, IC. 6 pin 6 goes high, and IC. 7 pin 2 low, thus preventing the Character-Length Counter outputs ( $\overline{\mathrm{MST1}}, \overline{\mathrm{MST2}}$, etc.) from switching the "DA" signals.

### 3.3.11.3 Y Summing Amplifier (Fig.8B)

IC.2, a linear integrated circuit type ML301AS, is used to add positive and negative transition markers to the $D$ to $A$ waveform. It is operated as an inverting amplifier, the two functions being fed in via input resistors R26 and R27 to pin 2. Transition markers are derived in the logic as TDP'(negative pulses coinciding with position transitions) and TDN (Positive pulses coinciding with negative transitions). Variable gain, controlled by RV4 in the feedback loop, is used to compensate for the C.R.T. Y sensitivity tolerance, and covers a range of about $0.1: 1$ to 1.2:1. The 150 pF capacitor C 8 connected between pins 1 and 2 of IC.5, acts as a speed-up capacitor, by-passing the p.n.p. stage within the IC. and thus improving the device slew rate. Frequency compensation in the form of $\mathrm{C10}$ and supply de-coupling capacitors C9 and 11 are the remaining discrete components required to operate the amplifier.

This amplifier, mounted on the ' $Y$ ' Amp Board is similar to the $X$ scan amplifier (section 3.3.10.4) but has no facility for changing the gain. Internally generated $Y$ shift is applied in one direction by the circuitry comprising TR's.6,7 and 8, which is operated when measuring stop pulse length by the front panel logic signal LOST.

### 3.3.12 E.H.T. Box (Fig.9)

This unit consists of two circuit boards and a transformer mounted in a copper plated plastic box, the whole being secured to the rear panel by four nylon screws. TR1, the oscillator transistor, is also mounted on the rear panel for heat dissipation purposes. A simple feedback oscillator is used to convert a 30 v stabilised input to the required C.R.T. supplies. The transformer, wound on two Mullard ferrite E cores type FX 1106, has a 12 turn primary winding and a 2 turn feedback winding, C 2 being selected for an operating frequency of approximately 25 KHz . Oscill ation amplitude is adjusted by means of R1, the A.O.T. resistor, and is initially set to give a potential of -490 v at pin 6. Four transformer secondary windings provide the C.R.T. supplies as follows:-

Sec 1 - Output 1375 peak into voltage quadrupler D's 3,4, 5 and 6 for a C.R.T. final anode supply of +5500 v .

Sec 2 - Output $490 v$ peak hal f wave rectified by D1 for -490 v C.R.T. cathode supply.

Sec 3 - Output 550v peak half wave rectified by D2 for -550 v brightness control potentiometer.

Sec 4 - Output llv r.m.s. for C.R.T. heaters.
C.R.T. Brightness is controlled by varying the potential on grid 1 from the brightness pot connected between -490 v (cathode) and -550 v , this allowing -60 v for cut-off. The front panel focus control completes a potential divider chain with R's 4 and 5 to supply a focus electrode voltage range of 100 v to 220 v with respect to the cathode. All supplies to and from the E.H.T. box are connected to the rest of the unit by plug 12 which mates with a socket mounted on the motherboard.

### 3.3.13 C.R.T. Control Circuits

D.C. conditions for the C.R.T. are arranged such that the majority of the electrodes with signal s on are referenced to mean potentials of approximately 100 v , therefore capable of being directly driven by transistor circuitry. For this reason the cathode is operated at -500 v and the final anode at +5500 v , giving a p.d.a. potential of 6 KV .

### 3.3.13.1 "Bright-up" and Blanking Circuits (Figs.2A, 8A and 8B)

Brightness modulation is used to produce C.R.T. trace markers in the form of bright-up for $10 \%$ and blank for $0 \%$ indication. Bright-up pulses are formed in the logic and routed to the motherboard (Fig.2A) as BRIGHT, these are amplified and inverted by TR26 and a.c. coupled to grid 1 of the C.R.T. As there is a tolerance on the grid cathode potential for a given display brightness, the amplitude of the bright-up pulses is set for a particular tube by adjustment of the A.O.T. resistor R74. The signal BRIGHT is also generated when a transition is detected, being used to bright-up the transition markers when the display is set to Distortion Display. In addition to this, the logic signal TDD is used by TR2 on the X Amp Board (Fig.8A) to increase the size of the bright-up pulse applied to grid 1 of the C.R.T.

Grid 2 is a separate electrode provided in the C.R.T. for blanking, and is driven by the Y Amp Board circuit (Fig.8B) comprising TR's 9 and 10 which converts the logic input BLANK to large amplitude negative pulses referenced to a potential of approximately +110 v . Because the circuit is required to blank $1 \%$ marker dots at high bit rates, a high speed switching transistor TR10 is used to control a high voltage transistor TR9 with a relatively low low output impedance.

### 3.3.13.2 Astigmatism (Fig.2A)

This control, RV2, mounted on the front panel, forms part of a potential divider chain with R66 on the motherboard, to supply a voltage range of 125 v to the C.R.T. electrode a 3 .

### 3.3.13.3 Trace Curvature (Fig.2A)

This effect is reduced to a minimum by adjustment of the screen control preset potentiometer, RV3, mounted on the underside of the motherboard.
3.3.13.4 Twist Control (Fig.2A)

Twist compensation for the square faced tube is made by adjustment of RV6 mounted on the motherboard. This preset control is used to vary in both directions the current through a twist coil, which is positioned around the neck of the C.R.T.

### 3.3.13.5 Focus (Fig.2A)

This control, RV3, is mounted on the front panel and provides a variable focussing voltage to anode a 2 of the C.R.T.

### 3.3.14 Blanking Waveform Generation (Logic, Fig. 4)

The signal BLANK on IC. 15 pin 8 goes high whenever "blanking" of the C.R.T. trace is required.

This occurs on:
(i) the 0\% marker position for the HOLD PEAK DISTN, SEP. ELEM DISTN and STOP PULSE positions of SW6, unless a transition marker is being displayed;
(ii) the period starting one-half of a unit element after the beginning of the stop element and ending one-half of a unit element after the beginning of the next start element, when SW6 is set to HOLD PEAK DISTN or SEP. ELEM DISTN and SW7 to START/STOP;
(iii) the period starting after the start element transition has been detected and ending at the centre of the last information element, when SW6 is set to STOP PULSE;
(iv) the period starting one-half of a unit element after the beginning of the stop element and ending at the beginning of the next start element when SW6 is set to INPUT WAVEFORM and SW7 to START/STOP;
(v) the periods outside the displayed trace(s) for the X3 positions of the HORIZONTAL MAGNIFIER when SW6 is set to HOLD PEAK DISTN or SEP. ELEM DISTN;
(vi) the periods between the marker dots for the ERROR STORE position of SW6.

BLANK is formed on IC. 15(10,9,8). To meet the requirements of (ii) and (iv), pin 10 has a signal common to the Pump Input Waveform Generation circuit (section 3.3.10.2), which goes low during the "all 1's" state of the Character-Length Counter when SW7 is set to START/STOP and SW6 to any position other than INPUT WAVEFORM; it will also go low during this period if SW6 is set to ERROR STORE, regardless of the setting of SW7. If SW6 is set to INPUT WAVEFORM, then the signal will also go low if MS1, the Start/Stop Control bistable, is reset.

IC. $15(4,5,6)$ is used to insert the blanking signals of (i), (iii) and (v), by controlling IC. 15 pin 9. Pin 4 contains the signal DD, high for all but the INPUT WAVEFORM and ERROR STORE positions of SW6. IC.6(8-11) is used to insert the $0 \%$ blanking of (i) via IC. 8 pin 4 , whilst IC. 8 pin 5 is controlled by IC. 25 (to insert the blanking described in (iii)) and IC's. $29(3,4 ; 5,6)$ and $22(1,2,3 ; 4,5,6)$ (to insert the blanking described in (v)).

The blanking described in (vi) is effected by controlling the signal $\overline{B L A N K E}$ on IC. 15 pin 10 from Logic Board 5 (Fig. 7 ); this is described in section 3.3.2

The signal BRIGHT is used to "bright-up" the $10 \%$ and transition markers for the distortion displays. The logic to accomplish this is on Logic Board 2 (Fig.4). "Bright-up" markers are also produced at intervals of $10 \%$ of a signal element when INPUT WAVEFORM is selected and the HORIZONTAL MAGNIFIER switch SW5 is set to one of the "X3" positions; the logic to accomplish this is on the Mother Board (Fig.2B). The signal BRIGHT is "active low", hence its "NOT" designation.

On Fig.4, IC. 18(8-13) is used to insert the distortion display $10 \%$ and transition markers. Pin 9 has a signal common to the Pump Input Waveform Generation circuit (section 3.3.10.2), which goes low during the "all l's" state of the Character-Length Counter when SW7 is set to START/STOP and the DISPLAY CONTROL switch SW6 to any position other than INPUT WAVEFORM; it will also go low during this period if SW6 is set to ERROR STORE, regardless of the setting of SW7. Pin 12 contains the signal DD ("Distortion Display"), formed on Logic Board 3 (IC.21(1-6) on Fig.5), which goes high if SW6 is set to HOLD PEAK DISTN, SEP. ELEM DISTN or STOP PULSE. Pin 13 contains a signal which goes low when blanking is required for the "X3" positions of the HORIZONTAL MAGNIFIER, or for the start and information element period when set to STOP PULSE - see section 3.3.14. Pin 10 has a signal which goes high when a $10 \%$ marker dot or a transition marker is to be displayed; TDD on IC. 15 pin 1 is the negative going transition marker pulse described in section 3.3.4, whilst the $10 \%$ marker control is exercised using IC. $8(1,2,3)$.

The INPUT WAVEFORM 10\% "bright-ups" are accomplished using IC. 1 on the Mother Board (Fig.2B). If any of the "X3" positions are selected by the HORIZONTAL MAGNIFIER switch SW5, then one of signals $\overline{E M}, \overline{E L}$ or $\overline{E E}$ on pins 4,3 or 5 respectively will be taken to 0 v . If SW6 is set to INPUT WAVEFORM then $\overline{\mathrm{DIC}}$ on pin 1 will also be at 0 v , thus raising pin 11. The remaining signal on pin 9 is COU, formed on Logic Board 2 (Fig.4), which goes high when the "units" stage of the Up/Down Counter is on count 0, thus the signal BRIGHT on IC. 1 pin 1 will be taken low at $10 \%$ intervals.

### 3.3.16 Fox and Q9S Message Error Detection (Fig.6)

Errors in an incoming FOX or Q9S message are detected by comparing it with a locally derived message. The latter message is obtained by addressing the Read-Only Memory (ROM) with the Message-Length Counter. The ROM presents the characters of the message in parallel form to the Local Start/Stop Character Generation circuit, where they are serialised and retimed on bistable MRD. The output of MRD is compared with the incoming message in the Start/Stop Character Error Detection Circuit, where bistable MCE becomes set for each character in error, being reset at the end of each character. The incoming message has to be delayed for two periods of $\overline{\mathrm{HSS}}$ through the Input Eala Delay Register, MDD1 and MDD2, to compensate for timing differences between the incoming and locally generated data.

The Element Sampling Point Generation circuit (section 3.3.19) is used to generate the strobe used for sampling the comparison between the two data streams; this strobe can be switched in $5 \%$ steps from the $5 \%$ Early and Late points of the element to the $45 \%$ Early and Late points, using the ERROR THRESHOLD switch SW14 on the rear panel of the unit.

The Start/Stop Message Phasing Control circuit (described below) holds the Message Length Counter initially in the reset state, corresponding to the first character position of the message being received, e.g. "Line Feed" in the case of either FOX message. When the incoming character agrees with this locally-generated character, the reset to the M.-L. Counter is removed and the counter is allowed to step at the end of each character, thus keeping the locally-generated message in phase with the incoming message.

The Start/Stop Message Phasing Control consists of a decade counter which is reset at the end of each error-free character, but which is incremented each time a character-error is detected. If 9 consecutive characters are found to be in error, an "out-of-phase" condition is considered to exist, denoted by the "terminal count" (ETC) on IC. 25 pin 15 of the decade counter being present. It is this latter condition which isused to hold the M.-L. Counter in its reset state.

### 3.3.16.1 Message-Length Counter (Fig.6)

This is a six-stage binary counter, the purpose of which is to define the character positions in the FOX or Q9S messages. The M.-L. Counter Reset Control bistable MRL is used to reset the counter to zero when the end of the message is reached. For the two FOX messages, the $2 \times \mathrm{LF}, \mathrm{CR}$ Control bistable MDLF is used to make the counter cycle through its first two states twice because of the double line feed, carriage return sequence at the beginning of each message. Additional resets are applied to the counter when phasing.

The counter itself is formed by bistables ML1-ML6. MLI changes state with each "end-of-character" signal present on pins 2 and 3 of IC. 5 , whilst the rest of the counter is "ripple-through". The "end-of-character" signal is formed using IC's. $11(4,5,6)$ and $9(1,2)$. For the FOX messages, the $2 \times$ LF, CR control MDLF controls the input to ML2 via IC. $11(13,12,11)$, so that ML2 will set until ML1, which clocks MDLF on IC. 4 pin 13, has set and reset once.

For the Q9S message, however, Q9S on IC. 11 pin 13 will be low, thus holding pin 11 high and allowing the counter to count without interruption. When running normally, the M.L. Counter Reset Control bistable MRL is set when the end of the sequence is detected, using IC's. $19(3,4 ; 5,6)$, $11(1,2,3 ; 10,9,8)$ and $16(1,2,13,12)$, thus resetting the counter by taking the asynchronous inputs of ML2-ML6 and MDLF low, it is unnecessary to reset MLI at this point as the bistable resets itself.

When the Start/Stop Phasing Control is in its "out-of-phase" condition, signal ETC on the asynchronous inputs of MRL and ML1 will be low, thus holding the M. - L. Counter reset. ETC is also taken low via IC. 22(3,4)
and TR2 when the PHASE push-button PB2 is pressed, when PHASE on IC. 22 pin 3 will go low.

### 3.3.16.2 Read-Only Memory and Local Start/Stop Character Generation (Fig.6)

The information elements of the FOX and Q9S message characters are stored in the ROM which is addressed by the M. -L. Counter (previous section). Each character is produced at the ROM output in the form of 5-8 parallel bits of information. These are serialised in the local Start/Stop Character Generation circuit, where "start" and "stop" elements are also added, before being fed to the Start/Stop Chara cter Error Detection circuit (next section).

IC's. 6 and 7 are DM8810's, the high-level drivers required to drive the ROM address inputs $\mathrm{Al}-\mathrm{A} 6$. The ROM outputs $\mathrm{BI}-\mathrm{B} 8$ are fed to IC.20, a "9312" eight-input multiplexer circuit, which is used to serialise the data under the control of the Character-Length Counter outputs MST1', MST2' and MST3'. IC's. 3 and $2(13,12 ; 1,2 ; 5,6)$ are used to determine the required polarity of start and information elements for the local data, as selected by the START and INFO.EL switches SW3 and SW4 on the front panel. The resultant serial signal is sampled at the ' $0 \%$ ' point of the Up/Down Counter, the ' $0 \%$ ' signal being formed at IC. 18(8-13) and applied via IC.2(9,8;11,10). It is then retimed at bistable MRD.

### 3.3.16.3 Start/Stop Character Error Detection and <br> Start/Stop Message Phasing Control (Fig.6)

IC. $1(4,5,6 ; 10,9,8)$ is used to compare the incoming message with the locallygenerated message. The result is strobed by a signal from the Element Sampling Point Generation circuit (section 3.3.19) via IC.22(1,2;13,12) and the result used to set bistable MCE when an error is detected. MCE is reset at the end of each character by the same signal that is used to step the M. -L. Counter.

The reset output of MCE is fed to the clock input IC. 25 pin 2 of the " 9310 " decade counter of the Start/Stop Message Phasing Control, so that the counter will be stepped at the end of each character in error. At the end of each errorfree character, however, a reset will be applied to the counter via IC.26(3-6). When 9 consecutive characters are in error, the counter will reach "count 9" and the terminal count output ETC on IC. 25 pin 15 will go high, forcing pin 7 low via IC. 19(1,2) and thus maintaining the counter in this position until an error-free character is detected again. Whilst signal ETC is present, the M.-L. Counter is held reset. This condition is also used to control the IN PHASE lamp via IC.23(10,9,8) on Board 5 (Fig.7), which drives IC. $9(3,4)$ and TR1 on Board 4 (Fig.6) which in turn drive the lamp.

This circuit consists of a bistable MPAR which is reset at the beginning of each character and then allowed to switch every time an information element that is a " 1 " is detected on the retimed incoming data (bist able MR1 on Fig. 7). For the E PARITY position of ERROR COUNT CONTROL switch SW12, an error will be recorded if MPAR and MR1 disagree at the end of a character, whilst in the 0 PARITY position an error will be recorded if MPAR and MR1 agree at this time. MR1 is the first stage of the register used in the PseudoRandom Generation.

IC.23(1-6) is used to reset MPAR at the beginning of each character; MST I, MST2 etc. are outputs from the Character-Length Counter. IC. 16(8-11) is used to sample MR1 (Pin 10) at the element centre C49UP(M) (Pin 11) and set and reset MPAR via IC's. $9(9,8)$ and $15(10,9,8)$. Odd or Even parity error detection is determined using IC. 15(1,2,3;13,12,11); $\overline{\text { POD on pin } 1 \text { goes low }}$ when SW12 is set for Odd parity whilst PEV on pin 13 goes low for Even parity. IC's. $1(13,12,11), 11(9,10)$ and $15(4,5,6)$ are used to compare MPAR and MRI. The result is sampled by the same "end-of-character" signal that drives the Message-Length Counter at IC.26(1,2,13,12); pin 2 contains the "end-ofcharacter" signal, pin 13 the result of MPAR and MR1's comparison and pin 1 $\overline{H S S}$, the $100 \times$ element-rate clock. The latter condition is included to gate our transition spikes.

### 3.3.18 Pseudo-Random Sequence Error Detection (Figs. 6 \& 7)

Errors in an incoming 511-bit pseudo-random data stream are detected by comparing it with a locally-generated data stream. The latter sequence is derived using the Pseudo-Random Generator (Fig.6) which is aligned with the incoming data by means of the P-R Phasing Control. Errors are detected by comparing the first stage of the register in the P-R Generator with the output of the Input Data Delay Register (Fig.6) and strobing this either with the output of the Element Sampling Point Generation circuit (Fig.6, section 3.3.19), or CENTRE, the "P-R Centre-Sampling Strobe for Error Check" formed on Board 5 (Fig.7). The Input Data Delay Register is used to delay the incoming data by two periods of HSS , to compensate for timing differences between the incoming and locally-generated data.

### 3.3.18.1 Pseudo-Random Generator and Phasing Control (Fig.7)

The P-R Generator is a 9-stage shift register, where the outputs of the fifth and ninth stages are combined in an "Exclusive OR" gate and the result fed back to the first stage. The "all l's" state of the register is used to set bistable MPRS to derive the P-R Block Timing pulse. The register is clocked by an element-rate signal derived under the control of the P. -R. Phasing Control circuit, as described later. For phasing, this clock consists of a narrow pulse occurring at the element mid-point, so that the received data signal which is being clocked inlo the register is sampled at the optimum point. When phasing is complete, the clock reverts to being a square wave, the positive edge occurring at the same time position as the narrow pulse would have done but the negative edge now occurring $50 \%$ of an element later; as the register switches on negative clock-edges, this means that data derived from the register will have the same nominal bit-phase as the incoming data.

The P-R Phasing Control also controls the input to the 2 nd stage MR2 of the register. When phasing, this input consists of the "normalised input data" signal DATAN, whilst when phasing is complete the input is taken from the first stage MRI, so that the 511-bit pattern is circulated. DATAN is formed under the control of the INFO. EL polarity switch SW4, such that a Mark on the INPUT terminal will result in DATAN going positive, regardless of the actual polarity at the terminal.

The P-R Phasing Control circuit consists of two bistables, MPR1 and MPR2, which control the inputs, reset and clock line to the P. -R. Generator. When both bistables are reset, the register-clock consists of a square wave, the negative edges of which coincide with the nominal transition-times of the incoming data. Depressing the PHASE button will take the signal PHASE on MPRI's asynchronous input low and thus set the bistable. This in turn will cause MPR2 to be set on the next clock pulse, but before this happens the condition MPR1. MPR2 is used to clear the register. When MPR2 has set, the clock to the register becomes the element mid-point narrow pulse described earlier, in order to clock data into the register via MR2's inputs. When data has been clocked right the way through the register, detected by MR9 becoming set, MPR1 is reset and in turn this resets MPR2, thus reverting the register clock back to the square wave and MR2's inputs to being supplied by MRI.

DATAN and DATAN are derived using IC's. $27(10,9,8 ; 13,12,11)$ and $29(1,2)$. The input to MR2 is swit ched using IC. $35(10,9,8 ; 13,12,11 ; 1,2,3)$. The "Exclusive OR" gate on MRI's input is formed by IC. 19(1,2,3;4,5,6) and the result applied via IC. $27(1,2,3)$. For P-R working, pin 2 of IC. 27 is high but for all other settings of the ERROR COUNT CONTROL SW12 this signal is low and MRI is fed by DATAN (via IC. $27(4,5,6)$, principally so that in either of the PARITY positions of SW12, MR1 can supply a retimed incoming data signal for parity error detection (see section 3.3.17). The "all l's" signal is detected on IC.3(8-13).

For the P-R Phasing Control, the register-reset signal is applied using IC. 19(13, 12, 11). The mid-point sampling pulse is made up using IC. 12(8-13), R19, Cl and IC. $11(10,9,8)$ in a straightforward pulse-shortening circuit. The input to this circuit is derived from either the Up/Down Control bistable MUP or the external element-rate ELEMENT TIM.I/P. The latter signal is selected by the USE EXT. EL. TIMING link being present in the Tag Board on the Rear Panel (Fig. 11A), when signal EXEL on IC. 20 pin 9 is taken to 0 v . The selection between the narrow and square wave clock signal for the register is done using IC's. $11(4,5,6)$ and $12(1-6)$, the latter also providing the drive requirement. IC. $29(3,4 ; 5,6 ; 9,8)$ is used to provide the centre-sampling strobe required for error checks (next section).

If the P-R AUTO REPHASE link is present, phasing will be initiated at the end of every block which contains one or more errors, using IC.28(1,2,13,12) to control the signal PHASE. Pin 1 is controlled by MPRS, the P-R Block Timing bistable, pin 2 by the Block Error signal obtained from IC. 21 pin 8 (see next section), whilst pin 13 will only be high if the ERROR COUNT CONTROL SW12 is set to either of the $511 \mathrm{P}-\mathrm{R}$ positions.

### 3.3.18.2 Element and Block Error Detection (Fig.6)

Elements in error in the $P-R$ sequence are detected by comparing $M R 1$, the first stage of the P-R Generator register, with MDD2, the output of the Input Data Delay Register. This comparison is strobed either with the output of the Element Sampling Point Generation circuit (section 3.3.19) or by the mid-point strobe signal CENTRE if either the USE EXT.EL.TIMING link is present on the rear panel tag board or the ERROR THRESHOLD \% switch SWI4 is set to 50 . This comparison is used to set bistable MRE, which will reset itself one period of $\overline{H S S}$ later. The Block Error Detection circuit consists of a pair of "gate" IC's cross-coupled to form a bistable. This bistable is switched one way whenever the "element-error" bistable MRE is set and is switched back the other way at the end of the 511-bit block as detected by MPRS, the P-R Block Timing bistable.

MR1 and MDD11 are compared using IC.21(4,5,6;10,9,8). IC. 18(1-6) is used to strobe this comparison with the output of the Element Sampling Point generation; pin l contains HSS to prevent unwanted switching spikes whilst pin 5 is low when centre-sampling is required, as described in the previous paragraph. The " $50 \%$ " setting of SWI4 is detected using IC. $22(5,6 ; 9,8 ; 11,10)$. Centre-sampling of the data-comparison is done using IC.16(3-6).

The Block Error Detection "cross-coupled" bistable is formed by IC.17(3,4) and, on Board 5 (Fig.7), IC.21(10,9,8). IC.23(8-11), R29, C1 and IC. 1(1,2,3) (all on Fig.6) are used to shorten the signal MPRS from the P-R Block Timing bistable, to give a narrow reset pulse to the Block Error bistable.

### 3.3.19 Element Sampling Point Generation (Fig.6)

The function of this circuit is to generate a strobe one period of HSS wide to sample the comparison of incoming data with locally-generated data for the purpose of error detection. This strobe is used in both Pseudo-Random Sequence Error Detection (section 3.3.18.2) and Fox and Q9S Message Error Detection (section 3.3.16.3).

The circuit consists of a "9324" comparator circuit whose $\mathrm{A}=\mathrm{B}$ output goes high when the Up/Down Counter is on the clock times selected by the ERROR THRESHOLD \% switch SW14 on the back panel (Fig. 11A). The inverse ouputs of the 10's stage of the Up/Down Counter are fed to the first 3 " $B$ " inputs of the comparator whilst the switch outputs, which are "inverse BCD" except for SEL5 are fed to the "A" inputs. COUNT5 is applied to the "B3" input to give the intermediate " $5 \%$ " strobe points whilst COU is applied to the "B4" input to give the " $10 \%$ " strobe points.

### 3.3.20 Error Counters (Fig. 7)

There are two 3-decade counters, which can be used either to count different functions in parallel or to count the same function in series where Error Counter No. 2 acts as an extension to Error Counter No.1; this action is controlled by the COUNTER 2 function switch SW15 on the rear panel.

The functions to be counted are selected via the Error Counter Input Gating. When the counters have reached a count of 999 or a total series count of 999,999 (depending on whether the OVERFLOW function has been selected or not), an inhibit is applied to prevent further counting. Inhibits are also applied when phasing to any of the standard Start/Stop messages on the 511-bit $\mathrm{P}-\mathrm{R}$ sequence.

For Error Counter No. 1, IC.21(13,12,11) is used to enable character errors to be counted for the 5 U FOX CHAR, 8 U FOX CHAR and Q9S CHAR positions of the ERROR COUNT CONTROL switch SWI2. IC. $30(1,2,13,12)$ enables element errors to be counted for the 511-P-R ELEM position of SW12 whilst IC.28(3-6) enables block errors to be counted in the 511 P-R BLOCK position. IC. $11(13,12,11)$ is used to apply an inhibit to the first counter decade when the counter is full. IC36 $(5,6)$ applies an inhibit during phasing to Start/Stop messages and IC's. $35(4,5,6)$ and $11(1,2,3)$ applies an inhibit during phasing to $P-R$ sequences.

For Error Counter No.2, IC.30(3-6) enables the counter to act as an overflow to Error Counter No. 1 in the OVERFLOW position of SW15 on the rear panel. The number of P-R Blocks or Start/Stop Messages received is counted using IC. $31(9,8)$ in conjunction with IC's. $31(11,10)$ and $13(13,12,11 ; 10,9,8)$. The number of Automatic Rephasing actions when receiving start/stop messages is counted using $I C .14(1,2,13,12)$ and Block Errors are counted using IC. 14(3-6). IC. $31(5,6)$ applies an inhibit to the first counter decade when the counter is full. IC. $36(1,2 ; 3,4)$ applies an inhibit during phasing to $P-R$ sequences.

### 3.3.21 Error Display Control (Fig.7)

The error count display is a modified form of the normal "Element Separated" distortion display for a 5-unit character. The tube display consists of 6 horizontal lines of up to 10 dots, where each line represents the decode of a particular counter decade and the number of dots in the line represents the count ( $0-9$ ) in that decade. These lines of dots are basically the distortion display traces where all but the " $5 \%$ " marker dots have been blanked out. For each line, the dot representing the "significant digit" of the associated counter decade is given a deflection similar to that for a positive transition in the distortion display, whilst the rest of the line is held blanked out.

The "significant digit" dot is detected by comparing the state of the error counter decade with the state of the "Marker" Counter. This latter counter is also a decade counter, which is reset at the end of each trace scan and stepped for each possible digit position, i.e. at the points corresponding to the $5 \%$ markers of the distortion display.

To compare this counter with each of the Error Counters in turn, the "Marker" Counter outputs are fed to the Equivalence Detection circuit " B " inputs, whilst Multiplexer circuits are used under the control of the Character-Length Counter to select the four "A" inputs to the Equivalence Detection circuit; each Multiplexer is fed by the same stage of each decade, so that one Multiplexer selects the "1's" input to the comparator, the next the " 2 's", the
next the " 4 's" and the last the " 8 's". The $A=B$ output from the Equivalence Detection circuit is used to give the "positive transition" marker and also to set bistable MBL. This bistable remains set until the end of the trace scan and whilst set causes the display to be blanked. The Blanking Control also arranges that the intervals between the error display markers are blanked.

IC's. 17,18,25 and 26 are the "9312" Multiplexer circuits used to select respectively the "1's", "2's", "4's" and "8's" inputs to the "9324" comparator IC. 16, the Equivalence Detection circuit, which compares these inputs with those obtained from the "Marker" Counter IC.24. Signal COUNT 5 on the ENABLE input on IC. 16 pin 1 goes low at the " $5 \%$ " points referred to earlier, so that the Equivalence Detection circuit can only give an output at these times. The same signal is used to step the "Marker" Counter. This counter is reset at the end of each scan by the signal C49UP(M), applied via IC. 22(9,8) to its present input on IC. 24 pin 9.

### 3.3.22 Power Supplies (Figs. 2A and 11)

Mains input to the unit is routed through a 1 amp anti-surge fuse and switch to a mains voltage selector mounted on the rear panel. The front panel mains indicator is connected across the 240 v transformer primary to make it independant of input voltage.

### 3.3.22.1 D.C. Supplies (Fig.11)

The following d.c. supplies are derived from four transformer secondaries, rectified by diodes mounted on the transformer tag panel, and stabilised, with the exception of the +250 v , on the mother board.
(a) +250 v . Bridge rectified by diode D1 to D4 and smoothed by Cl and R1. This rail is not stabilised and is used for tube controls and scan amplifiers.
(b) +30 v . Bridge rectified by diodes D5 to D8 and smoothed by C2. This rail when stabilised on the mother board is used for E.H.T. and X timebase generation.
(c) $+15 v$ and $-15 v$. Half-wave rectified from a common transformer winding by diodes D9 and D10 and smoothed by C's 3 and 4. These supplies, after stabilisation, are used widely for the conversion from digital to analogue signals.
(d) +5v. Full-wave rectified by diodes D11 and D12 mounted on the rear panel for heat sink purposes and smoothed by C 's 5 and 6. This supply is stabilised and used mainly for driving the digital integrated circuits.

### 3.3.22.2 Supply Stabilisers (Fig.2A)

All four stabilisers, mounted on the mother board, are of a conventional design using a differential amplifier, the output of which drives the final series transistor via an emitter follower. Therefore the following description of the
+15 v stabiliser applies in principle to the remaining three. The noninverting input of the differential amplifier, TRI base, is held at a constant voltage by the 5.6 zener diode D9, while the inverting input, TR2 base, is used to sense variations on the stabiliser output. A positive variation on the +15 v line will cause a corresponding negative variation at TR2 colle ctor, and as there is no inversion through TR3 and TR4 the output will return to its set level. RV1 is a preset voltage control primarily to set the +15 v output, but as all stabilisers use the +15 v line for a reference, this control affects all stabilised outputs. Adjusting RV1 to set the $+5 v$ ensures that all stabilised supplies are within the design limits. The differential amplifier in the +5 v stabiliser is an integrated circuit type 741, which gives the advantage of high gain with low offset voltage.

## CHAPTER 4

## MAINTENANCE INSTRUCTIONS

4.1 Access to the Instrument

WARNING: Isolate the T.D.S.A. from the mains supply before dismantling.
4.1.1 Access to the plug-in sub-boards may be gained by removing the top cover after unscrewing four 3 mm Pozidrive screws located at each corner of the cover.
N.B. Care should be taken when removing the following sub-board.
(See General Assembly.)

Board 1 - Disconnect the coaxial connection from the front panel.
4.1.2 For removal of the front panel it is necessary to take off the carrying handle, top cover and bottom cover, the latter being held in place by four 3 mm screws located at the feet centres. The carrying handle may be disconnected by unscrewing the studs on the side panels using a 4 mm hexagon socket wrench. Four 3 mm countersunk screws securing the front panel are then accessible, located two each side of the unit. Before complete removal of the front panel the following connections should be removed:
a) PL 11 - Mounted on the left hand side panel and used to connect the mains input to the front panel ON/OFF switch.
b) PL 10 - Mounted on the left hand side panel and used to connect d.c. supplies to the mother board stabilisers.
c) Coaxial connection to board 1 used for variable oscillator frequency control.

The front panel may then be carefully removed from the mother board 100 -way edge connector.
4.1.3 Front panel knobs may be removed by pulling out the plastic centre piece which exposes either a hexagon headed or screwdriver slotted collet nut. Loosening the nut by half to three-quarters of a turn will allow the knob to be withdrawn.
4.1.4 Replacement of faulty front panel components will in the case of the following controls require removal of the decorative plate:

All lever switches<br>Brilliance Control<br>Focus Control<br>Astigmatism Control $\pm 20 \%$ Variable Speed Control $\bar{x}$ and $y$ Shift Control

The decorative plate is secured in place by all the components not listed above. The light emitting diodes are mounted in plastic clips and may be presse d out from the front of the panel. The mains ON indicator is a neon, held in position by a nut at the rear of the panel.
> 4.1.5 For access to the C.R.T. the front panel must first be removed as described in 4.1.2. Slacken the two screws on the C.R.T. front support bracket, which clamp the mu-metal screen, partly remove the tube and remove the base connection, E.H.T. connection, and twist coil flying leads at the mother board. The C.R.T. complete with its mu-metal screen may then be withdrawn from the equipment.
4.1.6 In order to adjust certain C.R.T. display parameters it is necessary to operate the equipment with the mother board mechanically remote from the left hand side extrusions. To separate these sub-units, the front panel and right hand side panel must first be removed. The latter has no wiring or components attached to it so may be disconnected from the rear panel after removing four 3 mm countersunk screws. After removing the mother board rear support, a 3 mm screw located on its underside, and the two printed circuit board plugs PL's 6 and 7 the board may be moved clear of the left hand side panel components. To restore the equipment to an electrically operational condition, the front panel must be connected to the mother board 100 -way edge connector with PL 10 and PLI1 re-connected.
4.1.7 Rear panel components include power transistors, 5 v rectifying diodes and E.H.T. box. Access to these components may be gained by removing top and bottom covers, all plug-in boards, plugs PL 6, PL 7 and PL 12, eight 3mm screws, four on each side, and the mother board rear support screw. The rear panel may then be laid flat in an accessible position. If the E.H.T. box is removed from the rear panel it must be replaced using nylon screws.
4.2 Replacement of Components on Printed Circuit Boards
4.2.1 All printed circuit boards in this equipment, with track on both sides, have plated through holes. It is, therefore, only necessary to solder components on the underside of each board. When changing components on these boards the use of a hot soldering iron together with a solder sucking tool is recommended.
4.3 Adjustment of Preset Controls
4.3.1 Stabilised Supplies

All stabilised supplies are referenced to the +15 v rail, and may be set up by adjusting RVI, on the underside of the mother board, for the correct potential on the +5 v line to be $5.1 \mathrm{v} \pm 200 \mathrm{mV}$.

This oscillator should be adjusted such that its frequency when set to NOM is equal to that of the fixed oscillator. To achieve this connect an input to the unit that produces a $0 \%$ transition marker on the bottom trace of an element separated display when switched to a fixed speed. Set the variable speed control to NOM and switch to the UNCAL position. Adjust C7 on board 1 for a display corresponding to that on the fixed oscillator, i.e. a $0 \%$ transition marker on the final trace.
4.3.3 $\times$ Scan Amplitude

To allow for the C.R.T. manufacturer's tolerance on $\times$ plate sensitivity, C7 is adjusted for the correct trace length on each particular tube. An increase in the value of C 7 reduces the trace length.
4.3.4 $\times$ Amplifier High Frequency Compensation

High frequency compensation for this amplifier is provided by A.O.T. capacitors C6 and C7, the values of which may be selected in the following way:
a) Set up two 10:1 probes using the square wave output from an oscilloscope with a dual trace facility.
b) Connect these probes, one to each of the two $\times$ plate outputs on the sub-board, and earth both locally to 0 v .
c) Set the oscilloscope to add one normal and one inverted channel of the same gain.
d) Set the T.D.S.A. for a XI elements separated display on FREE RUN at $9600 \mathrm{BITS} / \mathrm{SEC}$.
e) Adjust C7 on the sub-board for an oscilloscope waveform as close as possible to the ideal waveform shown in Fig. 12A.
f) Switch EXPANDED TRACE to X3 30\%E and adjust C6 for the condition given in (e).
g) Remove both oscilloscope probes and set EXPANDED TRACE to XI.
h) Adjust C3 for the optimum spacing of displayed dots in the $\times$ direction between $40 \%$ and $49 \%$ early.

### 4.3.5 $\times$ Shift Preset

Adjustment for the amount of preset $\times$ shift required, when increasing the gain of the $\times$ amplifier by the EXPANDED TRACE switch, is made by A.O.T. iesistors R32 and R39 in the sub-board. The former resistor should be adjusted to centralise the trace on X3 30\%E and the latter on X3 30\%L.
4.3.6 y Gain Preset

A small amount of adjustment on the display $y$ amplitude is provided by RV4 on the underside of the mother board.

### 4.3.7 y Amplifier High Frequency Compensation

High frequency compensation for this amplifier is provided by the A.O.T. capacitors C3 and C12, the values for which may be selected in the following way:
a) Set up two 10:1 oscilloscope probes as in 4.3.4(a) and connect them to the $y$ plate outputs on the sub-board.
b) Connect to the input of the T.D.S.A. a 5 unit continuous signal with all 5 elements in a negative condition, and set the controls to view this on an elements separated display at $9600 \mathrm{bits} / \mathrm{sec}$.
c) Using the oscilloscope delayed trace facility, expand the transition marker on the first flat portion of the staircase waveform.
d) Adjust C3 on the sub-board for an oscilloscope display as close as possible to the ideal waveform shown in Fig. 12B.
e) Remove both oscilloscope probes and adjust C12 to compensate for any overshoot, on the transition or flyback points, due to the probe removal.

### 4.3.8 Twist Correction

Compensation for any display twist on the square faced C.R.T. is provided by RV6, on the underside of the mother board.

### 4.3.9 Trace Curvature Correction

Adjustment of RV3 on the underside of the mother board will provide trace curvature correction, and should be set in conjunction with the front panel ASTIG control.
4.3.10 10\% Markers
A.O.T. resistor R74 provides adjustment for the amplitude of brightness modulation on the $10 \%$ markers.

### 4.3.11 Threshold Detection Preset

After replacement of certain input amplifier components, RV2 on the underside of the mother board may need resetting in the following way:
a) Connect to 1:1 V24 waveform to the input of the T.D.S.A.
b) Set the instrument for shunt working and monitor the junction of TR9 and TR10 emitters with an oscilloscope.
c) Adjust RV2 until the oscilloscope waveform has equal amplitude positive and negative transitions.

I NDEX

| SUBJECT | DRG. No. |
| :---: | :---: |
| Board 4 Assy. | AKJ 4639 |
| Tagboard Assy. | AKJ 5216 |
| Front Panel Assy. Stage 1. | AKJ 5422 |
| Front Panel Links Assy. | AKJ 5645 |
| Cableform Type 1. | AKJ 5994 |
| Tube Support (Rear) Assy. | AKJ 7142 |
| Board 2 Assy. | AKJ 7271 |
| Board 3 Assy. | AKJ 7278 |
| Board 1 Assy. | AKJ 7291 |
| Board 5 Assy. | AKJ 7324 |
| Switch Sub Assy. | AKJ 7350 |
| Rear Panel Assy. Type 1A. | AKJ 7425 |
| Front Panel Assy. Stage 2. | AKJ 7426 |
| Pot. Bracket Sub. Assy, | AKJ 7445 |
| Screen Assy. | AKJ 7452 |
| Cableform 1. | AKJ 7601 |
| Cableform 2. | AKJ 7602 |
| Cableform 3. | AKJ 7603 |
| Cableform 9. | AKJ 7607 |
| Cableform 10. | AKJ 7608 |
| E.H.T. Board Assy. | AKJ 7930 |
| Tagboard Assy. (E.H.T. Box). | AKJ 7932 |
| E.H.T. Box Assy. | AKJ 7937 |
| E.H.T. Cableform. | AKJ 7938 |
| Transformer Assy. (E.H.T. Box). | AKJ 8038 |


| SUBJECT | DRG. No. |
| :---: | :---: |
| Tube Front \& Capacitor Support Sub Assy. | AKJ 8043 |
| Side Panel Assy. | AKJ 8044 |
| Power Supply Assembly (Type 1A). | AKJ 8045 |
| General Assy. (Type 1A). | AKJ 8047 |
| Mother Board Assy. (Type 1A). | AKJ 8050 |
| 'Y' Amplifier Board Assy. | AKJ 8051 |
| 'X' Amplifier Board Assy. | AKJ 8052 |
| Cableform 11. | AKJ 8061 |
| Cableform 12. | AKJ 8062 |
| Mother Board \& Cableform Assys. | AKJ 8063 |
| Cableform - Tube Base. | AKJ 8065 |
| Final Assy. | 222000 |
| Transformer Bracket Assy. | 222100 |
| Plate and Spacer Assy. | 222102 |
| Particular to Type 2A |  |
| Front Panel Assy, Stage 1. (Type 2A). | AKJ 5493 |
| Pot. Bracket Sub. Assy. | AKJ 5496 |
| Rear Panel Assy. | AKJ 7418 |
| Front Panel Assy. Stage 2. | AKJ 7421 |
| Cableform 8. | AKJ 7606 |
| Mother Board Assy. | AKJ 8056 |
| Mother Board and Cableform Assy. | AKJ 8064 |
| Final Assy. | 232000 |




















































| trend communications lto. parts list |  |  | DRG. No. AKJ 8052-PL. |  |
| :---: | :---: | :---: | :---: | :---: |
| ITEM | COMPUTER CODE | description | QTY. | circuit location |
| $33 \times$ | $\begin{aligned} & \text { CAP } 002375 \\ & \text { CAP } 002120 \end{aligned}$ | Cop. O.022uF $250 \mathrm{v} .10 \%$. Erie 61013 . ) Alt. Cap. .022pF Tubular. Erie AD. | 2 | Cl1*, Cl5. |
| 34 | CAP 000983 | Cop.47uF 16v.1.T.T. 1 | 1 | Clo. |
| 35 | CAP 000871 | Cop. O.luF 160v. 10\%. Wima TFM. | 1 | C8. |
| 36 | Not Numbered | Cap. Erie HI-K Type AD. A.O.T. | 4 | C6,7,9,3. |
| 37 | CAP 000855 | Cap. Disc 0.1uf 30v. Erie Trans.811T. | 1 | Cl7. |
| 38 | DIO 000235 DIO 001810 DIO 001811 | Diode IN 4148 - Mullard. <br> Alt. Diode IN 4148 -Fairchild. <br> Alt. Diode IN 4148-I.T.T. | 1 | D1. |
| 39 | CAP 000957 | Cop. 100pF Tubular Erie YD. | 1 | C16. |
| 40 | TRA 000227 | Transistor BSX 19-Mullard. | 6 | TRI, 2,3,4,5,8. |
| 41 | TRA 000229 TRA 001551 TRA 001552 TRA 001553 TRA 001554 | Transistor BC 107-Mullard. ) <br> Alt. Transistor BC 107-Texas.  <br> Alt. Transistor BC 107-S.G.S.  <br> Alt. Transistor BC 107-Motorola.  <br> Alt. Transistor BC 107 - National.  | 8 | $\begin{aligned} & \text { TR6,7,12,13,17,19. } \\ & 20,22 . \end{aligned}$ |
| 42 | TRA 002068 TRA 002069 TRA 002070 TRA 002071 TRA 002072 | Transistor BC 109-Mullard. , <br> Alt. Transistor BC 109-Texas.  <br> Alt. Transistor BC 109-S.G.S. , <br> Alt. Transistor BC 109-Motorola.  <br> Alt. Transistor BC 109-National.  | 1 | TR11. |
| 43 | TRA 002074 | Transistor BSX 29-S.G.S. | 1 | TR10. |
| 44 | TRA 002075 TRA 002076 | Transistor 2 N 2905 A - Mullord. Alt. Transistor 2 N 2905 A - Motorola. | 1 | TR9. |
| 45 | TRA 000648 TRA 000670 TRA 000672 | Transistor $40327-R . C . A$. Alt. Transistor 2N $3440-$ Motorola. Alt. Transistor 2N $3440-R . C . A . ~$ | 2 | TR14,15. |
| 46 | TRA 000228 TRA 001564 TRA 001565 | Transistor BCY 70 - Mullard. Alt. Transistor BCY 70 - Texas. Alt. Transistor BCY 70 - National. | 2 | TR18,21. |
| 47 | TRA 000654 <br> TRA 001573 <br> TRA 001574 <br> TRA 001575 <br> TRA 001576 | $\begin{array}{ll}\text { Transistor BFY } 51 \text { - Mullard. } & \text {, } \\ \text { Alt. Tronsistor BFY } 51 \text {-National. } & \text {, } \\ \text { Alt. Transinor BFY } 51 \text {-S.G.S. } & \text {, } \\ \text { Alt. Transistor BFY } 51 \text { - Motorola. } & \text {, } \\ \text { Alt. Transistor BFY } 51 \text { - I.T.T. } & \end{array}$ | 1 | TR16. |
| 48 | ACC 001907 | Heatsink 5F-2-Redpoint. | 2 | For TR14,15. |
| 49 | $\therefore: 9.96$ | Cap. 0.01 UF 500 v . Erie 811. y | 1 | Cl . |
| ISSUE - 3 - 3.2 4 4. 5.0 |  |  |  |  |
|  |  |  |  |  |
| C.N. No. 3172. 3310. 3498. 3569 |  |  |  |  |
| CHECKED <br> DATE |  | title X.AMP. BOARD ASSY. | SHEET 2 PRINT ISSUED <br> OF  <br> SHEETS ? DATE |  |

















| TREND COMMUNICATIONS LTD. |
| :--- |
| ITEM |
| COMPUTER CODE |
| 1 |








| TERMINAL |  | INTERCONNECTIONS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | LOGIC BOARDI |  | LOGIC BOARD 2 |  | LOGIC BOARD 3 |  | $X$ AMPLIFIER |  | Y AMPLIFIER |  |
| 1-40 | $A-A V$ | 1-32 | $A-A L$ | 1-32 | $A-A L$ | $1-40$ | $A$ - AV | 15-(1-15) | 15-(1-6) | 13-(1-6) | 14-(1-15) |
| $=$ | 4 | W95 | W(93) | $+5 v$ |  |  |  | Fi6 7A | W43 | 2 (T) | Fig 79 |
| 2 | 8 |  | W(2b) | Ov |  |  |  | 2(AB). 3 (AN). FIC 7 A | FIG 38 | 2(N).3(NF). | $W(33) \cdot 1(19)$. |
| 3 | C |  | W(41) |  | +15v |  |  | OV | $W(44) . Y(14110) . F_{16} 7 \mathrm{~A}$ | 2(S) | $W(66)$ |
| 4 | D |  | W(34) |  | -15v |  | 6(4) | 2(28). 3( 7 ). | $W(49) . Y 14(8) . F 167 A$. | 2(R) | 2(w) |
| 5 | E |  | $W$ (87) | $1(27)$ | 1(AA). 3 (27). |  | $6(5)$ | +5v | $W(45)$ | $+5 v$ | -15y |
| 6 | F | W97 | W (35) | $1(26)$ | 3(34) |  | W(76) | $W(48) . T B(4)$ | W(51) | OV | +15r |
| 7 | H | W99 | $W(54)$ | $1(25)$ | 3(14). Fic $7 A$ | 2 (25) |  | 2(P) |  |  | TE(S). Fig 7 A |
| 8 | $J$ | 3 (av) | W(83) | 1(AJ). 3 (11) | 3 (AN) | $2(24)$ |  |  |  |  | $\times 16(4) .12(2) .5167 \mathrm{~A}$ |
| 9 | K | 2(x).3(17) | W(32) | (1) ( ${ }^{(10)}$ | W(75). $3(15)$ | $2\left({ }^{2}\right)$ |  | W(3) |  |  | $W(25)$ |
| 10 | L | 2(27) 3(al) | $W(81)$ | W(7) . $1(N)$ | $W(73), 3(31) . Y 14(14)$ | 2 (22) |  | W(29) |  |  | W(49) $\times 15(3) . F 16714$ |
| 11 | N | W ${ }^{(a b)}$ | $W(i 9)$ | IUAC. $3(1+$, FM, 7 A | $W(52) . \gamma 14(13)$ | 1 ( AJ$) .2$ (8) |  | 2(i) |  |  | W(18) , (23) $2(16) \times 3(2)$ |
| 12 | N | $W(\$ 8)$ | -wiol $2(10)$ | 1(A0) 3 (29) |  | $W(78) .1(23) 2(16) Y 446)$ |  |  | . |  | $\square(46)$ |
| 13 | P | W(90) |  | - 3(E8) | - $\times 150$ | $1(\mathrm{R})$ |  | +150 |  |  | W(32). 2 (1) |
| 14 | R | $w(92)$ | $3(13)$ | $1(3)$ | Y13(4) | 2(H). 167 C . | W(6) | -15v |  |  | W(75).2(1).3(31) |
| 15 | S | $W(94)$ | $3(19)$ | 1(AD). $3(30)$ | Y13(3) | W(75i. 2 (k). | $\cdots(65)$ | FiG 7A |  |  | $W(42)$ |
| 16 | $T$ | $W(96)$ | $3(20)$ | W(78) $1(25) \cdot 5(12) \cdot 114(1)$ | Y13(1) | 1(AE) $2(11) . F 1675$ | 2(28) Y1 ${ }^{(4)}$ |  |  |  |  |
| 17 | U | $W$ (98) | 3 (21) | 2(V). Fi67A | $\times 15$ (11) | 1(9).?(n) | 2(30) |  |  |  |  |
| 18 | $V$ | $W(100)$ | 3 (22) |  | $2(17) . F 167 \mathrm{~A}$ | W(71). 2 (Y) | 2 (31) |  |  |  |  |
| 19 | W | $W(33) . Y 4$. | 3 (23) | Y14 (1) | Y 14 (4) | $1(5)$ | W(67) |  |  | SK 7 | SK 12 |
| 20 | $\underline{x}$ | 7 (16) | $3(24)$ | OV | 1(9). 3 (17). | $1(7)$ | Fic 7A | TERM | SK6 | SK7 | SK12 |
| 21 | Y | $7(15)$ | $3(25)$ | $W$ (80) | $2 \cdot(71) x^{\prime}(18)$ | $1(\mathrm{U})$ | Fig 7A | 1 |  |  | Or |
| 22 | 2 |  | 3(2n) | 3 (10) | כ(NM) | $1(v)$ | FIG 7A | 2 |  | W(23) | $x 16(4) Y 40(3) . F 167 A$ |
| 23 | AA | $W(78) .2(16) .3(12) Y$ Y(401) | 2(c). 3 (27) | 3(9) | 3 (PL) | I(w) | Fig 7A | 3 |  | Fig 3 B |  |
| 24 | $A B$ | $2(14)$ |  | 3 ? | $3(n k) \times 15(2) \times 16.0$ | i( ${ }^{\text {( }}$ ) | Fig 7a | 4 | 3(D) |  |  |
| 25 | $A C$ | $2(7)$ | $233) \cdot 2(12)$ | $3(7)$ | - 3 (nJ) | $1(1)$ | Fig 70 | 5 | 3(E) |  | V.(56) |
| 26 | $A D$ | $2(6)$ | 2(15). 3 ( 3002 |  | $3\left(\mathrm{frin} \mathrm{F}_{16} 1 \mathrm{~A}\right.$ | 1(z) | Fic.7A | 6 | Fig 7A |  | TB(2). $\mathrm{F}_{16} 7 \mathrm{7}$ |
| 27 | $A E$ | $2(5)$ | 2(11).3(16). Fig 7A | $1(10) .3(9 \cup)$. | 3 (AF) | 1(AA). $2(5)$ | $2(A F)$ | 7 | FIG 7A |  | $\left.W(5)^{2}\right)$ |
| 28 | $A F$ | $-15 \mathrm{v}$ | $3(32)$ | $3(T) . \times 15(4)$. | 3 (AE) | 2(13) | $2(A E)$ | 8 | FIG 72 |  | $W$ W(0) |
| 29 | AH |  | 2 (9) | $W(64)$ | $W(72) . F 1674$ | $1(A C) .2(12)$ | $2(A D)$ | 9 | FIG 7A |  | TB(3) |
| 30 | AJ | $+15 v$ | 2(8). 3 (11). | 3 (U) | $W(68) F 167 A$ | 1(AD) . 2 (15) | $2(A C)$ | 10 | FIG $7 A$ |  |  |
| 31 | AK | $+5 r$ |  | $3(v)$ | $W(70) . F 167 A$ | W(73). $2(1) . Y 14(14)$. | 2(AB) . $\times 15$ (2) | 11 | FIG 7A | Ov |  |
| 32 | $A L$ |  | Ov | W' $66 . Y$ Y 4 (3) F167A |  | 1(AF) | $2(A A)$ | 12 | FIG 7A |  |  |
| 33 | $A M$ |  |  |  |  |  | $2(z)$ | B | FIG 7A |  |  |
| 34 | $A N$ |  |  |  |  | 2 (5) | $2(3)$ | 14 | FIG 70 |  |  |
| 35 | $A P$ |  |  |  |  | $+5 v$ |  | 15 | Fig 71 , | 1(21) |  |
| $-36$ | $A R$ |  |  |  |  | OV |  | 16 | FIG 7S | 1(20) |  |
| 37 | AS |  |  |  |  |  | 3(B) |  |  |  |  |

- Xorr - EMPLIFIER BGARD CONNECT ON
$" 1,2083 \quad . \quad$ LOGK BORRS COMAECTIONS
 TO MOINER EORAD CIRCUITRY.


| PINNo. | FUNCTION | DISTRIBUTION |
| :---: | :---: | :---: |
| 51 | RV5/2 | X.ANIP 16(0). |
| 52 | RVI/'W | FIG.2B. |
| 53 | DRS | LB3(AT). |
| 54 |  |  |
| 55 |  | FIG.2B. |
| 56 | - 550 V | SK II2(5). |
| 57 |  | FIG.28. |
| 58 |  | SKT12(7). |
| 59 | ECO | LB5(8). |
| 60 |  | SKTI2(8). |
| 61 | $\overline{P O D}$ | LB4(4). |
| 62 |  |  |
| 63 | INPHASE | LB4(5). |
| 64 | SYWK | LB2(29). |
| 65 | $\overline{\mathrm{CBCH}}$ | LE3(5). |
| 66 | DIC | FIG.2B, LB2(32), Y.AMP 14(3). |
| 67 | $\overline{\text { PST }}$ | LB3(W). |
| 68 | EM | FIG.2B, LB2(AJ). |
| 69 | $\overline{C B C H}$ | LB3(R). |
| 70 | EL | FIG.2B, LB2(AK). |
| 71 | HOLPK | LB3(18), LB2(Y). |
| 72 | $\overline{E E}$ | HIG.2B, LB2(AH). |
| 73 | 5PCH | LB2(L), LB3(31), Y .AMP 14(14). |
| 74 | $\overline{P E V}$ | LE4(3). |
| 75 | ELCOMB | LB2(K), LB3(15). |
| 76 | ELSEP | LB3(F). |
| 77 | $\underline{S}$ | LB1(N), LB2(10). |
| 78 | LOST | LB1(23), LB2(16), LB3(12), Y .AMP 14(11). |
| 79 | CAL | LBI(M). |
| 80 | $\begin{aligned} & \text { INSYNC } \\ & \underline{L P} \end{aligned}$ | LB2(21). |
| 81 | $\overline{300}$ | LBI (L). |
| 82 | 220 | L31(K). |
| 83 | $\overline{400}$ | LBI(J). |
| 84 | 200 | LBl(H). |
| 85 | $\frac{600}{150}$ | L.BI(F). |
| 86 | 150 | L.B1(1) . |
| 87 | 900 | LBl(E). |
| 88 | 110 | LB1(12). |
| 89 | 200 | LBI(D). |
| 90 | 100 | LBI(13). |
| 91 | 805 | LBI (C). |
| 92 | 90 | LBI(14). |
| 93 | 3600 | LBI(A). |
| 94 | 75 | $L \mathrm{LPI}(15)$. |
| 95 | $\overline{4800}$ | LBI(1). |
| 96 | 50 | LBI(16). |
| 97 | $\frac{7200}{45}$ | L.B1 (6). |
| 98 | $\overline{45}$ | LB1(17). |
| 99 | $\overline{9600}$ | LBI(7). |
| 100 | 37.5 | L81(18). |











-38.01






maims transformen CDIODES MOUNTED OM
TRAMSFORMER TAG BOARD
viewed fnom outside of rean paikel


## CAPACITY VALUE TOO HIGH

X SCAN AMPLIFIER H.F. COMPENSATION (4.3.4.)
FIG. 12A.


FIG. 12B.



930 DUAL 4 INPUT NAND GATE

932 DUAL INPUT BUFFER

936 HEX INVERTER

9093 DUAL CLOCKED JK FLIP-FLOPS


933 DUAL 4 INPUT EXPANDER

946 QUAD 2 INPUT NAND GATE


DM 88IO
QUAD HIGH LEVEL DRIVER
(OPEN COLLECTOR)


9306 IO-WAY UP/ DOWN BCD COUNTER

MM5220
1024-BIT
READ ONLY MEMORY



9324. 5 BIT COMPARATOR.


9308 DUAL 4 BIT LATCH.









L.H. SIDE PANEL VIEWED FROM INSIDE UNIT. TYPES IA \& 2A \& 2C


REAR PANEL VIEWED FROM INSIDE UNIT. TYPE IA


REAR PANEL VIEWED FROM INSIDE UNIT. TYPE 2A \& 2C




VIEW FROM TOP WITH LID REMOVED.
NOTE:- LOGIC BOARDS $4 \& 5$ NOT FITTED ON TYPE II.



[^0]:    The standard C.R.T. display controls are provided on the front panel for Fucus, Brilliance and Astigmatism. A Horizontal Magnifier switched control is also included to expand the display. This 4 position switch gives the following expansions:

